You are on page 1of 1

analog_IC.

vsd

EE534 CSU GY Robinson

Analog IC Design Process


Choose Circuit Topology Specifications & Expected Performance

Hand Design (sizing & biasing)

OrCAD PSpice
Cadence Design Systems

Schematic Capture
(Schematics)

MOSIS 0.8 m "EE534 Process"

Net list

Optimization & Trade-offs

Simulation
(PSpice A/D)

Device Libraries

LASI
Physical Layout
(LASI)

Table of Layers

Design Rule Checker


(LasiDrc)

Design Rules

Net list Extractor


(LasiCkt)

Parasitics

Net list

Simulation
(PSpice A/D)

Layout vs. Schematic


OK

Codification
(Gds2Tlc)

Conversion Table

Wafer Foundry Processing

You might also like