Professional Documents
Culture Documents
VLSI Low Power Project Titles
VLSI Low Power Project Titles
TECHNONLOGY DOMAIN
S.NO 1 2 3 4 5 6 7 8 9 10 CODE VLSIL01 VLSIL02 VLSIL03 VLSIL04 VLSIL05 VLSIL06 VLSIL07 VLSIL08 VLSIL09 VLSIL10
11
VLSIL11
12
VLSIL12
13
VLSIL13
14
VLSIL14
15
VLSIL15
Page 1
16
VLSIL16
17
VLSIL17
LOW POWER FFT DESIGN FOR WIRELESS COMMUNICATION SYSTEMS ESTIMATING POWER CONSUMPTION FOR FIR FILTER IMPLEMENTATION ON FPGA A BIST TPG FOR LOW POWER DISSIPATION AND HIGH FAULT COVERAGE LOW POWER STATE-PARALLEL RELAXED ADAPTIVE VITERBI DECODER DESIGN AND IMPLEMENTATION FPGA IMPLEMENTATION OF LOW POWER PARALLEL MULTIPLIER LOW POWER FPGA-BASED IMPLEMENTATION OF DECIMATING FILTERS FOR MULTISTANDARD RECEIVER A LOW-POWER VITERBI DECODER DESIGN FOR WIRELESS COMMUNICATIONS APPLICATIONS
18
VLSIL18
19
VLSIL19
20
VLSIL20
21
VLSIL21
22 23
VLSIL22 VLSIL23
Page 2