Professional Documents
Culture Documents
Tu Hoc PLC
Tu Hoc PLC
L b PLC c thm cc kho chuyn mch m phng u vo v cc n hin th u ra, c khung g v km theo sch h!ng dn v phn mm
Cng c thm cc cng tc u vo nh! trn nh!ng b PLC nh gn hn, khng c khung g, n ch th u ra l n nm ch th ca PLC.
Men PLC dng cho b th nghim l loi CPM"-20CDR-A c 20 u vo ra, trong "2 u vo 24V mt chiu, v 8 u ra tip im rle.
[1 ]
11 12
CPM"-20CDR-
CPM"-30CDR-
[2 ]
". H nh phn (hay h 2 - Binary (BIN)) L h m trong ch s dng 2 con s l 0 v 1 (gi l bit) biu din tt c cc con s v i l!ng. Tt c cc gi tr bn trong PLC u dng nh phn 2. H thp phn (hay h "0 - Decimal (DEC)) L h m thng th!ng v s dng 10 ch s l 0 1 2 3 4 5 6 7 8 9 biu din cc con s. H thp phn cn kt hp vi h nh phn c cch biu din gi l BCD (Binary-Coded Decimal) 3. H "6 (hay h "6 - Hexadecimal-HEX)) L h m s dng 16 k s l 0 1 2 3 4 5 6 7 8 9 A B C D E F (trong c 10 ch s t 0-9, cc ch s t 11 n 15 !c biu din bng cc k t t A-F)
Khi biu din cc con s theo cc h m khc nhau, phn bit ng!i ta th!ng thm cc ch BIN (hoc s 2 ), BCD hay HEX (hoc h) vo cc con s HEX 0 " 2 3 4 5 6 7 8 9 A B C D E F BCD 0 " 2 3 4 5 6 7 8 9 Biu din bng s nh phn 4 ch s 23 = 8 22 = 4 2" = 2 20 = " 0 0 0 0 0 0 0 " 0 0 " 0 0 0 " " 0 " 0 0 0 " 0 " 0 " " 0 0 " " " " 0 0 0 " 0 0 " " 0 " 0 " 0 " " " " 0 0 " " 0 " " " " 0 " " " "
00"0
Input area
CPU
Memory area
Output area
Power Supply
PLC gm c 4 thnh phn c bn sau: 1. 2. Input Area : Cc t n hiu nhn vo t cc thit b u vo bn ngoi (Input Devices) s !c l!u trong vng nh ny Output Area : Cc lnh iu khin u ra s !c l!u tm trong vng nh ny. Cc mch in t trong PLC s x l lnh v !a ra t n hiu iu khin thit b ngoi (Output Devices) B x l trung tm (CPU) l ni x l mi hot ng ca PLC, bao gm vic thc hin ch!ng trnh B nh (Memory) l ni l!u ch!ng trnh iu khin v cc trng thi nh trung gian trong qu trnh thc hin
3. 4.
#$
L cc mch in t lm nhim v phi ghp chuyn i gia t n hiu in u vo (Input) v t n hiu s s dng bn trong PLC. Kt qu ca vic x l s !c l!u vng nh Input Area. Mch u vo !c cch ly v in vi
cc mch trong ca PLC nh cc it quang. Bi vy, h! hng mch u vo s khng nh h!ng n hot ng ca CPU. B PLC o to th nghim c in p u vo l 24V mt chiu.
#$
Mch in t u ra s bin i cc lnh mc logic bn trong PLC (trong vng nh Output Area) thnh cc t n hiu iu khin nh! ng m rle. B training kit c mch u ra bao gm 8 tip im rle, ch u !c dng ti a 2 A Xin xem Ph lc trong ti liu H!ng dn t hc PLC bit thm chi tit thng s k thut u vo ra ca PLC loi CPM" %$ Cc thit b vo ra th!ng gp
Sensor quang
Sensor tim cn
Can nhit
COUNTER
ENCODER
LIMIT SWITCH
INPUT DEVICES
Bm n
Rle ng c
OUTPUT DEVICES
%$ Ni dy u vo PLC Switch Cc cng tc trn b CPM1 PLC training kit s ly ngun t u ra Power Supply Output 24 VDC c sn ca PLC vi dng ra tng cng ti a l 0.3A. Cc cng tc ny m phng cc u vo s (l cc u vo ch c 2 trng thi) trong thc t bng cch bt tt bng tay cc cng tc ny, do vy thun tin trong vic th nghim hay o to. D!i y l 1 v d khi u dy u vo vi cc thit b c trong thc t thay cho cng tc m phng :
COM
'
& & & &
+ 24VDC
00 01 02 03 04 05 06 07 08 09 10 11
' ' ' ' ' ' '
Nt bm
Cng tc gii hn
Sensor tim cn
' '
u pht u thu
Sensor quang loi thu pht Mch lin ng
- 0V
Relay
G G
G G
5 mA/12 mA
IN CPM1 COM ( + )
.
6
Output 0 V
IN
CPM1
5 mA /12 mA
COM (+)
CPM1 IN
Output
0V
COM (-)
Ch
= =
12 mA 5 mA
#$
Tt c cc u vo ra cng nh! cc b nh l!u tr khc trn PLC khi s dng trong ch!ng trnh u thng qua cc a ch b nh t!ng ng. Cc a ch b nh !c t chc thnh cc nhm gm 16 bit gi l word hay Channel (CH). Mi bit c gi tr 0 hoc 1. Cc bit !c nh s t 00 n 15 t phi qua tri. a ch y ca mi bit s !c k hiu bng 5 ch s: 3 ch s u t tri qua l k hiu ca channel, 2 ch s tip theo l s th t ca bit.
15 0 14 1 13 0 12 1 11 10 0 0 09 1 08 1 07 1 06 0 05 0 04 1 03 0 02 1 01 1 00 0 CH000 CH001 CH002
Khi tham chiu n tng bit ny, ta phi ch nh a ch ca channel (word) v s ca bit trong word.
00015 15 0 14 1 13 0 12 1 00009 11 10 0 0 09 1 00006 08 1 07 1 06 05 0 0 04 1 03 0 02 1 Channel 01 1 00 0 Bit 00000 CH000 CH001 00100 CH002 00201
CH 000
CH 001
CH 002
INPUT AREA
CH 009
CH 010
CH 011
CH 012
OUTPUT AREA
CH 019
CH 200
CH 210
CH 211
WORK AREA
CH 239
SR 240
SPECIAL REGISTERS
SR 255
TR 0 HR 00
TR 7 HR 19
AR 00
AR 15
LR 00
LR 15
TIM 000
TIMER / COUNTER
TIM 127
DM 0000 DATA MEMORY Read / Write DM 6144 DATA MEMORY Read Only DM 6600 DATA MEMORY PLC Set up
DM 1023
DM 6599
DM 6655
Cc vng nh th!ng dng trong b CPM" CH000-CH009 CH010 - CH019 CH200 - CH239 SR240 - SR255 TR0 - TR7 HR00 - HR19 AR00 - AR15 LR00 - LR15 TIM/CNT 000 - TIM/CNT 127 INPUT AREA (cc u vo) OUTPUT AREA (Cc u ra) WORK AREA (vng nh h tr dng t do) SPECIAL REGISTERS TEMPORARY REGISTERS (Relays) HOLDING REGISTERS (Relays) AUXILIARY REGISTERS (Relays) LINK REGISTERS (Relays) TIMER / COUNTER ( a ch dng bit v word ca timer v counter) DATA MEMORY READ / WRITE - Vng nh cho php c ghi DATA MEMORY READ ONLY - Vng nh ch cho php c DATA MEMORY PLC SETUP - Vng nh l!u thit lp ca PLC
Vi b CPM1 Training kit, cc a ch bit trong word CH00 t Bit 00 n Bit 11 l cho cc u vo, cn trong word CH010 cc Bit 00 n Bit 7 l cho cc u ra. Khi vit trong ch!ng trnh, cc a ch ny th!ng !c vit d!i dng v d 000.01 (c du chm gia a ch ca word v s ca bit trong word) hoc 00001 (khng c du chm).
Programming Console l 1 b bn ph m lp trnh cm tay cho PLC ca OMRON dng ngn ng lp trnh dng dng lnh Mnemonic Code. N cng !c dng c ch!ng trnh trong b nh v thit lp cc ch hot ng ca PLC. B Programming Console s !c ni vo cng Peripheral Port ca PLC dng cp i km, qua y Programming Console s nhn ngun nui t PLC, ng thi c th c ghi ch!ng trnh trong PLC.
Programming Console
PRO01
!"#!$
FUN AND LD
SFT OR OUT
TR
EM DM EXT SET
RESET
AR HR CONT
#
SRCH
7
E B
8
F C
9 6
D
4 1 0
5 2
MONTR
CLR
VER
!"
3." Khi u
Khi mi ni Programming Console vi PLC, mn hnh ca Programming Console s hi Password trn mn hin th (Display) <PROGRAM> PASSWORD!
10
Sau khi bm nh! vy ta s thy xut hin s 00000: y l s th t ca b!c lp trnh u tin ca PLC. Nu bm tip ph m c hnh mi tn xung, ta s thy cc b!c tip theo ca ch!ng trnh c sn trong PLC. Ghi ch : Cc hnh mi tn Programming Console. ch biu th trnh t bm cc ph m trn
Ch Program : L ch lp v sa ch!ng trnh cho PLC. Ch!ng trnh trong PLC s khng !c thc hin ch ny #" Ch theo di Monitor L ch trong ch!ng trnh trong PLC s !c thc hin, ng thi cc a ch b nh trong PLC c th !c t li trc tip t b lp trnh nh! cc bit vo ra (I/O BITS), cc Timer, Counter, vng nh DM y l ch nn t khi mun sa ch!ng trnh.
#"
Ch RUN (Run mode) L ch m ch!ng trnh iu khin trong PLC !c thc hin (chy) v ni dung bn trong PLC ch c th theo di ch khng th sa i t bn ngoi. y l ch nn t sau khi ch!ng trnh !c nhp v kim tra ng n
#"
Ta c th chuyn i ch ca PLC mt cch d dng bng cch xoay cha kho trn bn ph m. ! 3.3 Xo ch!ng trnh trong PLC 1) Chuyn PLC sang ch Program mode RUN MONITOR PROGRAM <PROGRAM>
2)
Bm nt
CLR
CLR
3)
Lnh v tham s LD 00000 AND 00001 OUT 01000 LD 00002 AND 00001 OUT 01001 END(01)
1. 2.
0
B
WRITE
3.
AND
1
A B
WRITE
4.
OUT
0
5.
LD
C
0
WRITE
WRITE
2
6.
AND
B
1
A B
WRITE
7.
OUT
0
FUN
A B
1 1
0
WRITE
WRITE
8.
Thao tc cui cng va ri l np lnh END (kt thc) vo ch!ng trnh. Tt c cc ch!ng trnh u phi kt thc bng lnh ny, nu khng c, PLC s bo li. Sau khi nhp xong, bm cc mi tn ln v xung kim tra ch!ng trnh va nhp. chy ch!ng trnh, chuyn kho chuyn trn Programming Console v v tr Run hoc Monitor. !"
Chc nng tm kim (Search) !c dng tm kim nhanh 1 lnh hoc 1 a ch trong ch!ng trnh. Sau ta c th thc hin cc thao tc nh! xo lnh, sa lnh hay a ch. V d : Trong ch!ng trnh d!i y c 2 lnh AND 00001 2 a ch khc nhau :
a ch
00000 LD
Lnh
00000
12
CLR
AND
SRCH
SRCH
Mi ln bm ph m
SRCH
s !a ta n ni gp lnh cn tm k tip.
Ch : Kho chuyn trn Programming Console phii !c t v v tr Program mode V d: Cn xo lnh LD 00002 trong ch!ng trnh d!i y
a ch 00000 00001 00002 00003 00004 00005 00006 LD AND OUT LD AND OUT END(01) Lnh 00000 00001 01000 00002 00001 01001
1) Bm mi tn xung
DEL
2) Bm ln l!t
xo lnh ny
Sau khi LD 00002 !c xo, lnh bn d!i lnh ny l AND 00001 s !c d ch ln a ch 00003 v ch!ng trnh mi s l : a ch 00000 00001 00002 00003 00004 00005 Lnh LD 00000 AND 00001 OUT 01000 AND 00001 OUT 01001 END(01)
13
1) Bm nt mi tn
3) Bm theo th t
CONT #
+ bit address +
MONTR
V d
MONTR
b- Bt tt c!ng bc cc bit (Forced Set / Reset) Sau khi hin th v theo di trng thi bit CH010.00 b!c trn, c!ng bc bt bit ny ln trng thi ON bm nt
SET
RESET
14
CH *DM
Word cn theo di
+ MONTR
00000
0
MONTR
000
Trng thi tng bit trong word CH000 c th !c theo di khi bm tip ph m Shift v MONTR:
c000 0000 SHIFT
MONTR
c0000 0000000000000000
Cc bit trong Channel 000 hnh trn !c biu din t phi qua tri, bit bn ohi ngoi cng l bit 0. Trng thi bt (ON) ca bit !c biu th bng s 1 cn trng thi tt (OFF) !c biu th bng s 0 Nu bt cc cng tc u vo s 1 v 2 ta s thy cc bit t!ng ng !c bt trn Programming Console nh! d!i y
CLR c0000 0000000000000011 c000 0003
d- Ghi gi tr mi vo word
15
CLR
00000
SHIFT
CH *DM
MONTR
c010
0000
CHG
F
SHIFT
WRITE
Ni chung cc a ch b nh u vo ra (IR) khng nn !c ghi tr phi ang th nghim. Sau y l 1 v d ghi 1 gi tr mi vo word DM 1000
c010 000F EM DM
B
MONTR
D1000 0000
c010 000F
CHG
B C D E
????
WRITE
16
4." LD Lnh LD ni vi power bus tri s khi u " network ca s Ladder Diagram. S ghi ph a trn k hiu lnh l a ch thng s ca lnh.
00000 LD 00000
4.2 OUT Lnh OUT ging nh! " r le chp hnh !a ra kt qu logic ca cc lnh i tr!c vo " tip im (bit) OUTPUT
00000 01000 LD 00000 OUT 01000
ch!ng trnh trn kt qu logic ca lnh LD 00000 (tip im ng m) s iu khin u ra l tip im 0"000. Khi nhp on ch!ng trnh trn vo PLC, phi m bo ang ch Program Mode v cui ch!ng trnh phi c lnh END. LD 00000 OUT 0"000 END (0")
FUN
Sau chuyn sang ch Monitor hoc RUN chy. Bt th cng tc 00000 s khin u ra 0"000 cng bt sng.
#"
ch!ng trnh sau, khi bt cng tc 00000 (cng tc th nht trn b Training CPM"), u ra CH0"0.00 s !c bt ln ON.
00000 01000
END(01) [ 17 ]
4.3 AND Lnh AND s to ra " logic ging nh! hnh d!i y : A $ + $ $ B $
C
v d trn, vic ni tip 2 iu kin logic A v B s i hi c A v B u tc ng (ng) th n C u ra mi sng. D!i y l " Ladder Diagram c dng lnh AND.
00000 00001 01000 END(01) LD 00000 AND 00001 OUT 01000 END(01)
Lc ny, khi bt cng tc CH000.00 ng thi bt cng tc CH000.0" th n u ra Output 0"0.00 mi sng.
00000 00001 01000 END(01) LD 00000 AND 00001 OUT 01000 END(01)
$ $
[ 18 ]
v d trn, vic ni song 2 iu kin logic A v B s ch i hi hoc A hoc B tc ng (ng) th n C u ra s sng. D!i y l " Ladder Diagram c dng lnh OR.
00000 01000 00001 LD 00000 OR 00001 OUT 01000 END(01)
END(01)
END(01)
END(01)
Hoc khi bt cng tc CH000.00 ng thi bt cng tc CH000.0" th n u ra Output 0"0.00 cng s sng.
00000 00001 01000 LD 00000 OR 00001 OUT 01000 END(01)
END(01)
4.5 AND LD
[ 19 ]
Lnh AND LD !c dng xy dng cc khi logic phc tp hn bng cch ghp chng ni tip vi nhau. Gi s ta c " on ch!ng trnh nh! d!i y, trong u ra 0"000 s bt khi u vo 00000 hoc 0000" V 00002 bt.
00000 00001 00002 01000 LD 00000 OR 00001 AND 00002 OUT 01000 END(01)
END(01)
Sau nhp vo ring r cc lnh cho tng khi v ni 2 khi li vi nhau bng lnh AND LD
LD OR 00000 00001 00000 00001 LD OR 00002 01000 00003 LD 00000 OR 00001 LD 00002 OR 00003 AND LD END(01) 00000 00001
AND LD
4.6 OR LD
[ 20 ]
Lnh OR LD !c dng xy dng cc khi logic bng cch ghp chng song song vi nhau. Gi s ta c " on ch!ng trnh nh! d!i y, trong u ra 0"000 s bt khi u vo 00000 v 0000" hoc 00002 bt.
00000 00001 01000 00002 LD AND OR OUT 00000 00001 00002 01000
00000
00001 01000
00002
00003
nhp vo on ch!ng trnh ny ta phi chia n ra lm 2 khi con ni song song vi nhau nh! d!i y :
LD 00000 AND 00001 00000 OR LD 00002 00003 00001
01000
V d kt hp lnh AND LD v OR LD :
[ 21 ]
00000
00003
00004
Trnh t thc hin cng phi chia thnh cc khi con v g ring r tng khi vo, sau dng lnh AND LD v OR LD nhp cc khi li vi nhau.
LD 00000 LD OR
LD LD OR AND
00000
00001 00002
00001 00002
00000 00001 00002 LD
01000
OR LD 00003 00004
LD 00000 LD 00001 OR 00002 AND LD LD 00003 AND 00004 OR LD OUT 01000 END(01)
.4.7 AND NOT Lnh AND NOT to ra " tip im th!ng ng (ng!c vi lnh AND)
00000 00001 01000 LD 00000 AND NOT 00001 OUT 01000 END(01)
Khi i lnh AND 0000" thnh AND NOT 0000" nh! s trn, u ra CH0"0.00 s bt khi CH000.00 l ON v CH000.0" l OFF.
4.8 LD NOT
[ 22 ]
4.9 NETWORK %" " Network !c to thnh bi cc lnh LOAD, AND, OR v OUT %" Tr phi dng to cc khi logic ni vi nhau bng lnh AND LD hoc OR LD, lnh LOAD s !c dng to " Network mi.
00001
01000
Network I
00004 01001
Ch th t:
AND OR
00005 00004
phi l
OR AND
00005 00004
4."0 Mch cht (t gi) - LATCHING /SELF HOLDING CIRCUIT D!i y l " s Ladder Diagram ca " mch t gi rt ph bin trong lp trnh:
00000 01000 00001 01000
[ 23 ]
Khi bt switch CH000.00, u ra CH0"0.00 s bt v gi trng thi ny bt k sau switch 00000 c cn bt hay khng. CH0"0.00 s b tt khi switch 0000" bt.
4."" Cc quy tc chung ca s LADDER DIAGRAM ") Nu mun u ra lun ON, phi ni u ra ny qua " c (Flag) l Bit 253"3 (tc Channel 253 Bit "3). Bit ny l " c h thng lun lun trng thi ON.
25313 01000
01000
2) C th ni song song nhiu tip im dng lnh OR hoc song song nhiu u ra dng lnh OUT/OUT NOT v dng bit u vo nhiu ln
00000 00002 00000 00001 01000 00001 01001
[ 24 ]
3) Nu c 2 lnh Output cho cng " a ch bit, lnh output tr!c s khng c tc dng
00000 01000 00001 01000
LD 00000 AND 00001 OR 00002 OUT 01000 OUT 01001 OUT 01002 END(01)
[ 25 ]
SV : set value
# (Hng s) , IR , SR, AR, DM, HR, LR
n v SV = SV = SV =
000.0 - 999.9 giy 0100 x 0.1 = 10 giy 9999 x 0.1 = 999.9 giy
Khi bt kho CH000.00 ln, Timer s 000 s bt u m thi gian, khi 10 giy tri qua, tip im ca Timer l TIM 000 !c bt ln ON v lm u ra CH010.00 cng !c bt ln ON. Timer cng s b reset v gi tr t khi u vo 00000 tt (OFF) V d 2 Timer c set value !c l!u trong thanh ghi DM 0000
00000 TIM 000 DM 0000 TIM 000 01000
B Timer ny c thi gian t !c l!u trong DM 0000. PLC s ly gi tr trong DM 0000 lm gi tr t cho timer. Gi s ni dung ca DM0000 l 150. Khi bt kho CH000.00 ln, Timer s 000 s bt u m thi gian, khi 15 giy (150x0,1=15) tri qua, tip im ca Timer l TIM 000 !c bt ln ON v lm u ra CH010.00 cng !c bt ln ON.
[ 26 ]
5.2 B m COUNTER
N : S ca Counter CP R CNT N 000 - 127 SV
SV : set value
# (Hng s) , IR , SR, AR, DM, HR, LR
CP CP R CNT N SV R
CNT N SV
Lc khi u gi tr hin hnh ca b m !c bt u ti SV. B m s gim gi tr hin hnh ca n (CNT N) i 1 n v mi ln c s!n ln xung u vo CP v c bo hon thhh CNT N s bt khi gi tr hin hnh ca b m gim v 0. B m s b reset v gi tr t SV khi c s!n ln ca u vo R. V d Counter s 0 c gi tr t l 10
COUNTER = 10 CNT 000 # 0010 LD LD CNT 00000 00001 000 # 0010 LD CNT 000 OUT 01000 END(01)
01000
Mi ln bt kho CH000.00, gi tr ca Counter 000 gim i 1. Khi bt kho CH000.00 10 ln th c bo CNT000 bt ln ON v do cng bt u ra CH010.00 ln ON. B m s b reset khi bt switch CH000.01
!"
[ 27 ]
Do thi gian t ti a ca timer l 0,278 gi nn tng thi gian m ca timer, ta c th dng kt hp vi Counter nh! sau : V d M rng thi gian t ln 10 gi
3600 X 0.1 TIM 000 # 3600
00000
TIM 000
V d ng dng
Trong v d ny ta s lp trnh PLC cho cng on ng gi sn phm vo bao b. y l cng on rt hay gp trong cc dy chuyn sn xut. Trn hnh, ta thy cc sn phm hon thin !c bng truyn chuyn ti thit b ng bao. C 5 sn phm ng vo 1 bao. C 1 cm bin quang in lm nhim v pht hin sn phm trn bng truyn v gi t n hiu xung v b m trong PLC. Mi khi m 5 sn phm, b m gi t n hiu ra cho cun ht solenoid lm vic, y 5 sn phm vo bao b. Thi gian cun ht lm vic l 2 giy. Trong thi gian cun ht hot ng, bng truyn ngng chy.
Sensor
Solenoid
#
Bng truyn
#
Bao rng
Cun ht y sn phm vo bao
Solenoid
Bao y
[ 28 ]
Tr!ng hp ny, ta c 1 u vo duy nht l t n hiu xung t cm bin, t l bit 00. 2 u ra s l t n hiu gi n cun ht, t l 1001, v t n hiu ngng bng truyn, t l 1000.
a ch 00000 Thit b vo Sensor a ch 01000 01001 Thit b ra Bng truyn Cun ht Solenoid
00000 CNT 000 CNT 000 01001 TIM 001 # 0020 01001 01000 END(01) TIM 001 01001 CNT 000 # 0005
00000 000 000 #0005 LD CNT 000 OR 01001 Solenoid AND NOT TIM 001 OUT 01001 TIM 001 #0020 LD NOT 01001 OUT 01000 Bng truyn END(01)
LD LD CNT CNT
Bnh th!ng khi cun ht khng lm vic, bng truyn chy nh c tip im th!ng ng 1001 trng thi OFF. Lc ny cm bin s gi t n hiu xung v PLC mi khi c sn phm i qua v u vo ny !c dng lm u vo m ca b m CNT 0. Khi c 5 sn phm, tip im CNT 0 s ng, reset counter v gi tr ban u l 5, ng thi gi t n hiu cho cun ht v timer lm vic trong mch t gi. Lc ny, bng truyn cng ngng chy do tip im 1001 ngt mch hot ng ca u ra 1000. Sau 2 giy, tip im TIM 001 s ngt ngun hot ng ca cun ht v bng truyn tip tc chy, lp li chu trnh. Ch : Lnh END cui ch!ng trnh ch nh du vic kt thc chu trnh lm vic hin hnh ca PLC v bt u chu trnh mi t lnh u tin ca ch!ng trnh. N khng c ngha l ch!ng trnh s dng. Ch!ng trnh ch dng khi ta chuyn ch sang PROGRAM MODE hoc khi c s c nghim trng bn trong PLC.
[ 29 ]