You are on page 1of 15

Issued by and valid in the PPSC Lab. Directed by Prof. M H.

Perng

12
3
4

Master
of Science Master of Engineering
Master of Science

1-1

26

4+3+2+1 4+3+2

1-2

PME 5203 PME 5201

52XX

1-3

PME3209

PME4200
DSP

C PME4020
EE3450

EE6630
EE4285

EE6650EE6660
EE6530

EE2280

EE3450

PME4200
EE4285DSP

C PME4020

EE6630

EE6650EE6660
EE6530

program VHDL
FPGA DSP
FPGA

1-4

1-5

2
IC

FPGA DSP

3
4

7
8

92

2
2

TOFELGREGPA

journals magazinesconferences

SCI
Impact Factor
Impact Factor
1.0
3

Compendex SCI

image

know
how

1
2
3

IC

bandwidthresponse
speed

group
6

meeting

SCI Impact Factor

1Abstract

Abstract Introduction

2Introduction
Introduction

3040
Abstract Introduction Main Body
Illustrative examples Conclusions
2A
2B2C

3040 review
paper

Compendex keywords review


review paper title Abstract 30
40
3040 Abstract Introduction
Introduction 2A2B
2A2B Introduction
Introduction
7

3040 Abstract Introduction


2C
2A2B
Abstract
Introduction Introduction

Abstract Introduction

Introduction

2A2B2C

Abstract Introduction

keywords keywords
3040
20

2C2D

main body 2A2C

main bodies
3Main body simulation and/or experimental examples
main bodies
3A

3B
3C

papers
3A

3B

3C

2D

3D3A

3B
3C

3D

Examples present
simulation examples and/or experiments
resultant
equations 2C2D

simulation examples and/or experiments


examples

NEVER

keywords review papers 3040


Abstract Introduction

references

(1) Abstract Introduction

(2) main body

(3) main body

(4)

(5) keywords

(6)

(7)

(8)

10


45


fiducial mark

fiducial mark

Hugh transform fiducial mark

matching fiducial mark

ring code fiducial mark


1

row
2

3
4

5
row

fiducial mark SMT


fiducial mark
fiducial mark
11


row 2
row
SMT 4

column
1235

2 2
2

12

13

1
2
3
4

5 simulation examples and/or experiments

6
6A6B
6C
6D6E
6F
6G

equation

DSP FPGA

DSP FPGA

DSP
14

FPGA implementations
3040
1 Abstract Introduction

6
8

simulation

1
2
non-sensicaltrivial

15