Professional Documents
Culture Documents
Mainboard j630tcf
Mainboard j630tcf
support Tualatin
J630TCF ULTRA ATA 100
/ 8
0
@ 0
'1 1
0
0
0 6
4
3
6
6 3/
6
/
/8
/
1
1
1
3 3
48
6
3
7
76
73
0 >
8
9
6
3
6
3
9
9
'
'3
3
'6
6
1
8 /
6
08
2
2
88 0 >
7
0 >
6 / 8 6 98
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
'0
@: 0 >
6 '4
0 >60 0 >
3 '5 0 >60 A 6 0 >
8 63
0 > ' 0 >
8 0 >
3/
5;<
48 0 >
6 0 6
2 1 3 '15 4 4 1
2 2 4 5;< 0 >
: 1
2 19 4 5;< 6 4 0 >
48
8 / 7
MENDOCINO
4: 4
5 5;< 6 0 >
3 6 3
'15 ' : 0 >
3 1/ 3 9
: 3 1/ 41 /5 1/ 5 4 0 >
41 /5 / 1 /5 5 5 6 0 >
5 9 6 5 9 3
5 5 5 5 0 >
45
'5
'5
5
45 6
28
5 6: 3
75 /
5
'5
5
PPGA 370 1'45
5
5
3
6
3
1'45
5
5
5
6
9
/
0 >
0 >
0 >
3
/
15
0
6
15
0
6
75 9 75
5
5 /8 0 >
/8 0
'5 /:
1
'5 '5;< 1
;<=
0 >
69
'5 4 13
1 /
'5 '5;< 1
;<=
0 >
'5 4 4 '15
'5 '5;< '15 '15 0 >
6 '
5 8 8 0
'
5 '
5 0 >
'5
6 ' 1/5 : :
'5 '5 ' 1/5 ' 1/5 0 >
4
5 1
4
5 4
5 4
5 0 >
4
5 16 4
5 8 0 >
5 3
1/ : 6
5 5
1/
1/ : 0 >
'5 13 /
'5 5 '5
0 >
5 48 5
VID3 VID2 VID1 VID0 VCC_CORE
;< 6 8 0 >
8
4758 13 16
:
475 75;8<
;< 0 >
19 75;<
1 1 1 1 1.30 0 >
475 4:
475 75;<
0 >
4 75;<
1 1 1 0 1.35
/
0 >
|LINK
475 /: 8 |2.SCH
75;< 0 >
1 1 0 1 1.40 6 :/ 0 >
8 |3.SCH
45 8 6 5 : |4.SCH
5;< 5 5 0 >
45 1 1 0 0 1.45 3 75 |5.SCH
459 5;< 75 4 / 0 >
A8 5;9< / 1 8 0 >
8 |6.SCH
45: / 1 0 1 1 1.50 6 4
: : |7.SCH
453 5;:<
4 0 >
5;3< 3 0 >
: |8.SCH
45 1 0 1 0 1.55 / 4' |9.SCH
456 5;< ' 4'5 0 >
5;6< '5 0 >
|10.SCH
458 8 1 0 0 1 1.60 0 > ' |11.SCH
45 5;8< 0 >
5;< 3 0 >
|12.SCH
45 1 0 0 0 1.65 6 8 |13.SCH
45 5;< 0
0 >
5;< 0
;< 3 0
9 0 >
8 |14.SCH
45 0 1 1 1 1.70 13 0
6 8 |15.SCH
5;< 0
;< 0
0 >
459
0
36>? 6 |16.SCH
5;9< 0
;< 0
0 >
45: A 0 1 1 0 1.75 16 0
9 |17.SCH
5;:< 0
;< 0
0 >
453 3 |18.SCH
45 5;3< 6 0 >
3 5;<
0 1 0 1 1.80 0 >
|19.SCH
456 16 / / 8 8 |20.SCH
458 5;6< 03 0 >
/8 5;8<
0 1 0 0 1.85
0 / 0 8 0 >
: |21.SCH
45 13 6>? 4 |22.SCH
45 5;< 06 8 0 >
6 5;<
0 0 1 1 1.90
08 0 4 0 >
|23.SCH
45 / 0 6
6 |24.SCH
45 5;< 0 0 >
4 5;<
0 0 1 0 1.95
0 /8 / 0 >
4 |25.SCH
459
PPGA
19 5;9< 0 : / 0 >
48 |26.SCH
45: 4 0 0 0 1 2.00 78 0 /8 /
453 5;:< 0 3 1 0 >
16 5;3< 0 >
16
45 9 0 0 0 0 2.05 6
5;<
68 0 >
456 4:
8
458 5;6<
1 0 >
4 5;8< / 8 0 >
45 /: 1
5;< 11 0 >
11 0 >
76
11 4@'@ 0 '6 8
11 0 >
0 >
+ 8 8
@'@ 0 0 >
0 0 >
6
0 0 0 6
5
5
5
5
569
56:
563
56
566
568
56
56
56
56
589
58:
583
58
586
588
58
58
58
58
59
5:
53
5
56
58
5
5
5
5
59
5:
53
5
56
58
5
5
5
5
59
5:
53
5
56
58
5
5
5
5
0 >
59
5:
53
5
56
58
5
5
5
5
6 0 >
08
86 28 2
> / 0 >
3
3
9
6
8
6
6
3
6
9
3
6
6 2
8
7
7
:
3
4
8
48
0 >
3
9
6
/
'
'
:
8
1
1
A 0 >
3 6@?
6
A
/ A8
45
45
45
45
4569
456:
4563
456
4566
4568
456
456
456
456
4589
458:
4583
458
4586
4588
458
458
458
458
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
0 8
1160
' :
8 88
4 /
69 '1=5
45;<
45;< For Cu-256 PU_cmos=150 Ohm 0 > ' 0 > '
36? 0 83
45;< 0 > ' 0 > ' 19
45;<
1.2V
475;8< 6@?
475;8<
5 3 83
6 :
5
6 6: 9 6 : : :8 :: 3 :9
1'45 : 6
5 75 6? )
83 9
For Future Compatibility Upgrate
5 83 4 / 9 /
83 4
:
83 4 6 6 0 > ' 0 > ' )
1 8 ? '15 4' /
'1 1 ? '
5 8 83
' 1/5 9 83
4'5 8 : 8 3
%!&#
45;<
45 : 3 SCOKET 370 RT
45;<
9 6@:8'
45;<
45;< 6 3 9 6
475;8<
475;8<
: 63 9 3: %!&#
= =
1B
'
''
0 0
CLOSE TO SIS630E
0 ;<
;< 39
9 6
6 )@:6 '5;<
'5;< 3
9
8>? 8>E '5;<
'5;< 3
'5
'5 1,2•
;8<
;8< 3
1.2V 1.2V
1
7;3<
7;3< 3
9
69
6:
63
6
66
68
6
6
6
6
89
8:
83
8
86
88
8
8
8
8
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
8 6 3
6? ) 6? )
0''
:
3
9
:
:
4
:
49
4
9
3
9
3
6
4
4
4:
43
3
:
6
6
8
9
:
3
9
:
9
3
9
:
3
:
9
3
:
6
9
3
9
9
9
08
9
3
6
8
:
0
0''7
1
69
6:
63
6
66
68
6
6
6
6
89
8:
83
8
86
88
8
8
8
8
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
0
1 0
8
1
0'' 8
3: 0''7 '5;6<
'5;8< 8
8 ' ' '5
'5;< ' ' '5
'5;< 48 8
1/ :
8 ' ' 6 '5
: 1/ 41 /5 1/ '5;< ' ' '5
41 /5 41 /5 '5;< 8 3 :
5 3
5 45 5 28
45 8 45 '5;6< 3
'5 8 :
'5
5 '5 '5;8< ' '5
5
5 '5;< 6
75 9 ' 8 8 '5
75 75 '5;<
'5
'5
'5
'5
'5
'5
'5
03
0
3
'5;<
'5;<
'5;<
MEMORY '5;<
'5;<
;8<
6
'
'
8
28 6
3
96
9
:
'5
'5
8
0: '5 ;<
9
4
5
: 98
4
5 4
5 4
5 ;<
4
5 06 4
5 ;<
3
5 : 4: 83 8
5 '5 5 ;< 9 9
09 43 28 6
'5 5 '5 ;9< : :
5 : 5 ;:< 3 3 :
3 3
4758 ;3<
: 4 86 8
475 475;8< ;< 6 6
6 28 6
475 475;< ;6< 8 8
9 475;< ;8< 6 3 :
475 9
6
475 475;< ;<
3 46 8: 8
475;< ;<
6 28 6
45 ;<
/6 45;< ;< 8 3 :
45
459
45:
453
45
456
458
45
:
3
/3
/
9
1
6
45;<
45;9<
45;:<
45;3<
45;<
45;6<
45;8<
630-1 7;3<
7;<
7;6<
7;8<
7;<
9
3
4
8
73
7
76
78
7
7
7
73
7
7
7
76
6
3
9
28
8
:
7
73
7
7
7
76
/9 45;< 7;< : 8
45 6
7 7 6 7
45 45;< 7;< 7 78 78
8 45;< 7;< 3 :
45 /:
459 45;< 89
13 45;9< 28
45: 19
453 45;:< : 5
45;3< 5 5 3
45 6
456 45;<
1: 45;6<
458 6 6 ''5
45;8< ''5 ''5 3
45 : 9 ' '5
45;< ' '5 ' '5 3
45
45
45
459
45:
453
9
3
8
45;<
45;<
45;<
45;9<
45;:<
HOST ' 1/ 6 ' 1/
' 1/ :
3 45;3<
45 3 /
45;< / /
456 :
458 45;6< 0
: 45;8<
45 6 45;<
:
9 0
'0
8: +
45
45
45
45
4569
456:
4563
456
4566
4568
456
456
456
456
4589
458:
4583
458
4586
4588
458
458
458
458
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
6=
0
6
:
3
9
@ 0
8
8
6
6
3
9
:
3
:
9
48
46
4
43
49
4:
9
8
6
6
6
3
:
3
:
3
9
/8
8
3
6
9
:
16
6
8 0
'0 6
3
45
45
45
45
4569
456:
4563
456
4566
4568
456
456
456
456
4589
458:
4583
458
4586
4588
458
458
458
458
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
459
45:
453
45
456
458
45
45
45
45
+ : 9
) ) ) 6 +
) ) )
45;< %!&#
45;<
@C4'=D
45;<
45;<
'%(# )*#!)*"#$ #+
475;8<
475;8<
;<
86 ;<
+
8 )
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
) )
';<
';< 6
'5;<
'5;< 6
46
6
8
3
3
6
6
6
8
8
8
6
9
9
9
0
9
:
3
6
8
9
:
3
6
8
9
:
3
6
8
75 : :
4
8 75 75;<
4
4 6
75 3
7
8 75 75;<
7;<
7 6
75 :
7
8 75 75;<
7
7 6
1
1
1
6
:
5
5;<
5 6
5 :
5
8
5
5;<
5;<
5 6
5 3 4:
/5
86
5
5;<
/5;<
/5 6
5
86 =5;<
=5;<
5 3
5;<
PCI
';<
';<
9
:
'
'
'
';< 9
=5 6
=5 =5;<
'5
8 =5;<
'5;< 9
=5 49
'5
=5 =5;<
'5;<
=5;<
86
5
8
5
86
5
8
5
5
5
5
5
5
/6
6
8
5
5
5
5
630-2
4
7;<
7
1
6
6
4
7
7
1
4 6
7 6
7 6
1
6
86 5 5
5 8
5
8
5
5
5;<
5 6
5
5
86 5 5
5;<
5 6
'5 4
/5
86 '5 '5
/5;<
/5 6
8 '5
86
'5
0'15
16
'5
IDE
';<
';<
'
'
'
8 0'15 0'15
';< 8
1 /5
8 1 /5 1 /5
'5
'5;< 48
1/ 8
8
'5
: 1/
'5
1/
'5;<
86
'5
'5
8
8
6
8
4
6
3
:
9
8
3
6
6
4
8
4
6
3
:
9
43
3
8
6
6
6
3
3
:
6
9
0 @
0 20''
8
';<
0 20''
';< 6
6 0 ' 60'' 8
8
6
3
:
9
8
6
8
6
3
:
9
8
6
0 0'' 6
3
'5;<
0 0''
'5;< 6
: 0 0'' 3
9 0 0'' :
0 0''
9 0 0''
0 0'' 8
9 6
;6<
0 0''
;6< 6
0 0''
9 0 0'' 3
:
;6<
0 0''
;6< 6
9 0 0''
0 0''
9 0 0'' 8
0
630-3 0'' 6
09 0 0''
0 0 0'' 3
0 0'' : CHIPSET BYPASS CHIPSET BYPASS CAPACITOR
0 0''
8 0 :0 0 :0 0 :0 0 :0 0 :0 0 0 :0 0 :0 0 :0 0 :0 0
0 0''
6 0 0'' 8
0 0'' 6
3 0 0''
: 3 8 86 : 9
0 0'' ' ' ' ' ' ' 6 6 6 6
0'' :
POWER
6
8
8
6
8
6
0
0
0
08
8
6
1
069=3
06:=
063=6
06=8
066=
068=
06=
06=
08=
08=
09=
6
0:=
8
03=
0=
3
06=01/
08=0 1
0=0 1
0=0
0
0
0
0
06=
06=
089=
08:=
083=8
08=6
086=
088=3
08=
08=
04' =0 6
00' =0
1/=09
=0:
03 06
8 0=0 1/ 0 8
06 6
0=04 1/ 08
0=0
1/ 0 6
0
0 '5 0
0
09 8
46 6
0:
6
03
8
0
06
'
8
0 ' 08
48 0 0 8
8 6
0
0
4'
0'
4'
0'
69
6:
4'
0'
''
630-4 0
09
0:
03
0
8
6
6
06
0'
: 0'
'
VGA/DFP 08
0
8
0
0
1/ 4
1/ 1/ 0
073
07
076 8
1/0
1/0 078
07 0
1/0 4
1/0 07
07
0 4 8
0 07
@8
PLACE THESE CIRCUITS CLOSE TO SiS 630
0 0 0 0
0 @:6
'
+ 8 + 9 + : + : + 8 +
99 3 ) 3 ) ) ) )
) ) )
8?
38
%!&#
@8C0
=D
:
: '
5
'
5 '
5
/
/ /=
/ 1/ 8 : 5
/ 1/ / 1/=
5 5
9
5
=
5
5
1/
5
1/ 1/=
5
5
/1 /5 5
9 /1 /5 /1 /5=
8 5 5
9 ' 1/5
' 1/5 ' 1/5
9 '15
'15 '15
KBC
' 1/
' 1/ ' 1/ 3:
/8 '
' ' 3:
'15
6='15
:
= 3
'
'/
6 1
:=1= 5 1 :
6 20''
5 20''
8
88
3
3
5
5
5
175
8
6
'
:
:
3
3
3
3
9
=75= 5
=
5= 5
=175= 5
8
6
630-5 LAN
B
@
B
@
2
9
6
8:
B
@
B
@
B :
@ :
B :
@ :
'
3='
86 /?
'/ /
9 '/ '/
' 64
= 1/6 6
'
'
'
>'
;< M14
'
>'
;< 6
' 9
' ' >'
' : >'
>'5
>'5
> 1/
8 >'5
AC '97 422
> 1/ : >
> 1/ 422
2>/
46 0@
2>/ 2/ 0@ 0@ 3
/ /
0B
9 / / 0B 0B 3
4 4 0@
/ 0@ 0@ 3
8 0B
0B 0B 3
4
6 0@
' /4
0@ 0@ 3
4 ' /4
RTC USB 0B 0B
0@
0B 3
6 0@ 0@ 3
0B
0B 0B 3
M13 M12 08@ 8 08@
08B
08@
08B 6 08B
02
1/8:
02
1/8: 1/8: :
'0
'0
0
20
0''
20
3:/
8
'0
48
8
8
/9
19
LPC PULL-HIGH 0 0 0
PLACE NEAR TO SPUER I/O
0 0>2 9
8 6 :
G G ) ) )
0 ) )
1
1 8 : 9
1 6 0
1 ) @:6
: 3
'0
83/28 68
45 NEED NOT TO PLACE
' 1/ 0>2 NEAR TO SiS 630
' 8 83F
'
7 6 99 0
175 : 3
) )
83/28 DO NOT NEED TO PLACE 9 :9 68
NEAR TO SiS 630
8 3 :
AC'97 PULL-DOWN '0 ) @:6
6 6
PLACE NEAR TO AC'97 CODEC 83 175 8
20''
5 66 83/
'
:3 / 83/28
'15 8 83/ ':0
'
:: /
' : @/ 3
'
' :6 @/ 6 6 %!&#
83/ @6C'4
D
) 83/
'%(# )*#!)*"#$ #+
8 6 : 9
8
8
63
:
8
8
63
:
:
:
:
8
8
89
69
3
:8
9
:
8
8
89
69
3
:8
9
:/ :/
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0 >1 0 >1 0 >1 0 >1
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
0''
'
'
:
3
3
:
8:
6
:
3
3
:
8:
6
:
8
68
8
:
3:
:6
9
:
8
68
8
:
3:
:6
9
'5;<
'5;<
'5;< %!&#
'5;<
E
' 1/;3<
: ' 1/;3< '%(# )*#!)*"#$ #+
/;<
/;<
0
'
'
@
776
77
'
'
36
3
/
/
0 CLOCK SPACE > 14 mil
8 8
6 773 ' 33 /
77: 6 ' 3: /
3 : 3 :
3/28 482 8:
/
0 > 1/
8 6 6 8: 3
0
G G G G 6G
1 CPU CLK 2.5V LEVEL 89 6 6
G G G G G
8 6 86 9 :
1 /
8 8 1/
0 1/ 1/
1/ 86
6 8 88
0' 1/ 3 1/
9 0'
3 0'
3 '
0' '=
1/ '
: 3 28
0' '=
1/
1/
8 0'
1/ 9
1/
+ 8
1/
1/
)
1/
1/
0
1/8 6
1/ 8
: 3 93 1/
1/6 93 1/
8 1/
1/ 1/ 8
66
' 68
1/
' '=
1/
8: 8 0'
8
:
3
6
6
1/
' 1/ 8
3 ' 1/ ' ' 1/ G G
3 ' '
@:8 66
2
2
6
3
:
8
8
(5 OPTIONS)
@:8
1.ICS9248-102 (ICS)
2.ICW207 (IC Works)
3.PLL52C72-31 (Phase Link) 76
8:4( 4.W83194R-630 (Winbond) 1 3
5.RTM540-630 (Realtek) 1
Frequency Selection Table
3
(FS3) (FS2) (FS1) (FS0) CPU SDRAM PCI REF G G
(MHz) (MHz) (MHz) (MHz) 0
0 0 0 0 66.7 100 33.33 14.318
0 0 0 1 100 100 33.33 14.318
0 0 1 0 150 100 33.33 14.318
0 0 1 1 133 100 33.33 14.318 JP2 7
0 1 0 0 66 133 33.33 14.318 63 6
0 1 0 1 100 133 33.33 14.318 CPU/SDRAM 1-2 3-4 5-6 7-8 JP10 JP11 @
0 1 1 0 100 150 33.33 14.318 0
0 1 1 1 133 133 33.33 14.318 AUTO OFF OFF OFF OFF ON ON 0
1 0 0 0 66.7 66.7 33.33 14.318 66/66 OFF OFF OFF ON OFF OFF
1 0 0 1 83.3 83.3 33.33 14.318 66/100 OFF OFF OFF OFF OFF OFF
1 0 1 0 90 90 33.33 14.318 100/100 ON OFF OFF OFF OFF OFF 0 > 1/
1 0 1 1 95 95 33.33 14.318 100/133 ON OFF ON OFF OFF OFF
1 1 0 0 95 126 33.33 14.318 133/100 ON ON OFF OFF OFF OFF
1 1 0 1 112 112 33.33 14.318 133/133 ON ON ON OFF OFF OFF
1 1 1 0 166 111 33.33 14.318
1 1 1 1 166 166 33.33 14.318
NOTE: %!&#
PCICLK<37.5MHz 1 /
C6
'D
'60
88
:
C C
B 79
98
E 0
B E
(~2.4V) + 6
)
1A8@
88: 3
+ 66
83 88:
88: 9
/
/
4
88:
1-2 : CLEAR CMOS +
0603
D 9
88:
8
@ )@:6
)
G S
7:
8 '6@' PLACE NEAR TO SiS 630E
83
8 NOTE:
/
Pin D and S can NOT be SWAPPED
'
8
/
1%!-%)*
0=
NOTE:
SIS IS NOT RESPONSIBLE FOR %!&#
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY. '%(# )*#!)*"#$ #+
0 18 3:16
0 186 0
0
0
36 3 9 9 6
) ) ) ) 0 0 + + 6
6
) ) 6
0 0 0
:3 9 :
) 3.3V AC97 CODEC
0 :
5V AC97 CODEC
@
3 3 9 :9
) ) ) )
0 0
CS4297A=.22UF
3 AD1881/WM9703/STAC9721=1U
6
:
9
8
8
8
88
9
0
0
0
0
8 6 ) 1
>
>
39 1
>
> 1
>
>
0 @ 83 6: ) 1
>
>1
'
4
>
1
>
>1 1
>
>1
' 8: 63 )
1 />
B60$#.
>'5
3
>'5 ' ' >
3: 6 ) >
' ' '
'> > ) >1
: : >1
'
' '>
>1 ) >
9 69 >
'
> 1/ ' >
> 1/
> 1/
3 ) 0
>
0
> 0
>
> ) 0
>1
> 0
>1 0
>1
AD1881/CS4297A/WM9703/STAC9721 DO NOT STUFF = MASTER CODEC 6 8 ) 2>
2> 2>
0 8 6 ) 2>1
2>1 2>1
33
' 8 )
' 4 4>
TO AC97 MODEM IN
' 86 3 : )
' > >
TO AC97 MODEM OUT
36 1
>>
1
>> 1
>>
6 1
>>1
1
>>1 1
>>1
86
B60$#. :
B60$#. 0
3 0
21>
9 :: :6 :8
21>
8: 89 :G :G :G
1>
1
1
0''
0''
0''
0''
1>1
)
2
2
3 ::
9
8
8
@
3
8
CS4297A DO NOT STUFF
)
CS4297A STUFF
@@:6 6
:
)
8 3
864A
8634( @
33
6G
98
8
@:/
6
B60$#.
/ 3
3 8
> :
89 13
/
83/ 1
>
>
8
8
8
9
482@68**@' 83/ 8
>1
6 /
1:
83/
:
1
>
>1 8
83
: 83 / 8
1
:
>
83/
/ 8
482@**@'
16
@
8
@@/
6
@ 16 @4
6@ 1
1> :
1
>> 0
1 @4
@@/ @ 3 11
6
'
6 9 :
3 8 1
1>1 8 6 @ @ 68 83 83
1
>>1
'4 6
@@/ @ 18::@6
8
@@:6
@@/
8
8: 0 0
0
>
89 9 /
@ 8 :
83/ @
@
9
6
0
>1 8 '
6 8 /
482@68**@' @83
83/ @
'
G#@-I
6
2>
/
6 8
83/ @ 6
68
2>1 8
66 8 /
482@68**@'
83/ @
%!&#
1
=
3 93 9:
6/ 6/ 83G 83G
PLACE THESE COMPONENT NEAR SiS630
AMR
0 B0 TO SUBAUDIO SYSTEM
4>
4>
0 @0
'60 '0
TO MODEM SYSTEM
>5
>
>4
>
> >= > '0
8 '0 '0 8
6 '0 '0 6
>5
3 @0 601=60' 3
: : 5
'> 5 3
9 B0
9
B8
'B @8
B60 '@
'0 '=@
>
8 '0
8
6 B0 01=0' 6
' 3 3 '
' >'5 '> ' '
>'5 : '5
:
9 9 '
'>
;< '>
;< '
'
'>
;< '>
;< '
:9
> 1/
864A ' 1/
1/
> 1/
Critical trace
%!&#
=
'
0 0 0 0
>
>
'5 '5
@0 '5 '5 886 @0 '5
/ /
8 / / B0 ' / B0 '
' ' 886
'
8 8
8 8
886
>
>
=5;<
886 =5;<
;<
886 ;<
0 0
0
3 3 3
' 5 '5
' 8
5 8 / 8
'5 6 5 6 ' 6
'5 3 : 0'15 3 :
3 :
%!&#
83/28 3/28 83/28
E
0
0 0
@0 B0
>
'5
@0 '5 '5 86
/
/ / B0 '
' ' 86
8 8
86
6 B60 B60 6
5
B60
5;<
5 8
5 3 3
5
86
5
5;<
5; <
5 8
5 : :
86
5
5;< B60 '0 0
9 '5;< '0 9
0
'0 B60C
=D
'5;< '0
8
/
8 '0 '0 8
6 6
'5 @83/
'5
'5 86
1/
:
1/ 1/ B60C
=D
5
3
5 3
5 8
75 : :
8 75 75
9 9 : 5
'5
B60C
=D '0 5
9 ;< ;<
;9< B0
:
3
;:<
;3< ;<
6 8 8 8
;6<
6 B0 ;8< 6
=5 9 8
=5;<
'1
3 ;< B0 3
: :
;<
9 ;< ;< 9
9
;9<
:
B0 ;:<
3
;3< ;<
=5;< B0
=5 8 8 5
5 5 86
5 6 6
8
5
5
5
B0 5 5 86
0'15 3 3
8 0'15 0'15
'5
:
'5 : '5 86
1 /5 9 9
8 1 /5 5 1 /5 B0 '
5 8 5 ' 8
8 8 '5
'5 B0 '5
8 '5 8 '5
8
8 8
B0 86
=5 88 88 6
8 =5;< ;6<
86 ;8< B0 86
8 8
;<
83 ;< ;< 83
8: 8:
;<
9
89
;9< 89
>
=5;<
86 =5;<
;<
86 ;<
0 0 0 0
8
415
9 415
88:
';<
8
';<
'5;<
8
'5;<
;6<
8
;6<
0 0 6
63 28
9
9
8
6 6
'5 : 6
:
83/ 83/ 3 3 :
3
3
8
/ 6
3 :
7 66 28
98 0
3 3 :
:
8 28 6
6
9
9
7
6 6 6
8
8
88
'5 3 : 8
98
8 8
6
9
6
6
3 :
/ /
6
6
8 8
8
6 8
6
6 8 6
8
3 :
9 3 :
7 6 :
8
7
5 6
89 28
8
5
5 8
6
8
5
4 6
8 :
8
4
/5 3 :
8
/5
7 9
:
8
7
' 1
1
8
' : 8 9
'
6
'5 6 3
'5
3 :
/ 6/ 9 8
42@'
415
88:
';<
8
';<
'5;<
8
'5;<
NOTE:
SIS IS NOT RESPONSIBLE FOR %!&#
ANY ERRORS OR OMISSIONS IN
'
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY. '%(# )*#!)*"#$ #+
3 : ' CONNECTOR VIEW TOP VIEW
/ /
6 5
1 /' 6 5 . .
/ 2/ . .
/ . . . .
4 3
8
1 . . 4 2 1 3
/ 1/ 2/ 1/ 8
/ 1/ 6 6 2 1 6 5
. . . .
. . . .
6G 6G )
4 2 1 3
6 5
. .
4 3
. .
0
2 1
. .
9
/ /
1
2
3
:
9
18
1/ 2 1/
1/
3
'=/='
8 3 :
/ / 6G 6G )
VGA CONNECTOR 1
0 0 0
3 0
6 8
68' 68' 68'
1 2 CONNECTOR
TOP VIEW
19ohm@100MHz
0
/ /
1
6
18 3
6
6
1 :
4'
6 4' 6
9
8 8 0'
0' 6
6 6 1/
1/ 6
NOTE:
SIS IS NOT RESPONSIBLE FOR %!&#
ANY ERRORS OR OMISSIONS IN /E' '
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY. '%(# )*#!)*"#$ #+
28
6: :
@ 0@ B
B 8 0B 8 @
B 6 0B 6 B
@ 3 : 0@ 3 : @
28 6/@:8
36
@
8 B
6 @
6 3 : B
0 13 @
4 41 @
43 3 1: B 6/@:8
41 B
4: 41
:
'@
1
8 8 8
: :
@ @
8 ' 0
183 :6
5
5
' @4 /
9: + 9 93 :8
@ 18 18 @
8 ) ) ) 6/
B 18 188 B
6
3 :
9
462@'
18: 99
83G
%!&#
' '
89
o o o o
6 L7 L5 L3 L1 UL-2 LAN
88 8
o o o o
6? 6?
1
1 1
1
1>
1
1
0
0
19
1
o
xH1
o o o o
L8 L6 L4 L2 H2 o
x
8 @6?
B H3 H4
B
@
@ 86 @6?
3
6
2B
2
B
1 B ooooo o
x U1 x U2 U3 U4
+
6
NOTE: %!&#
SIS IS NOT RESPONSIBLE FOR /
ANY ERRORS OR OMISSIONS IN
THESE SCHEMATICS. THIS IS '%(# )*#!)*"#$ #+
AN EXAMPLE ONLY.
0 0 0
0' 0 0
9 9:
:9 9 83/
:
/1 /5
8
98 6
C 3 :
9
93
;< '/ B 7
3 ;< '/ 8
83/ ) 6
98
E 2'
5
0 3 :
9
''5
''5 8
415 >1
MD62: PCI Clock PLL Enable 8 =83/ 6 415 :
1 83
1 9
9
6/
2'
5
69
@:6
1 2
3 4
SPKR 5 6
7 8 POWER LED
9 10
RESET 11 12
13 14
TURBO LED 15 16 TURBO S/W
1 2
IDELED 3 4 SMI S/W
1 2
ACPILED 3 4 PWR BTN
NOTE:
SIS IS NOT RESPONSIBLE FOR %!&#
ANY ERRORS OR OMISSIONS IN 7
'
E'
THESE SCHEMATICS. THIS IS
AN EXAMPLE ONLY. '%(# )*#!)*"#$ #+
: 0
B0 0
6
63
/ /
0
6: 73
/ 3 16
0
4
69
6
0
0 / 9
D
:
:
0 + 8 + 0
86@ / G
S
9 0
' 9/ 6 6
7
2
D
7
8 +
/>?
6 1.2V
3
6 6 G
S
1@6 18A
4'
6
0 7 1 4
D
83/
9 3 63 6 6
6 G @6/ + + + + +
8/>? 0' 1
S
7: 1@6 83 @
15 3 02
15
8
6
0' 8
3 @6
1.5V
0
:
0
6 @ 0 6 0
9 0' 6 6 1.5V
:
3 0
6 @9=@6 2 6
0
6 0
+ 1.8V 0
0 0 > ' 6 @
0
0
3
6 6
=
08 0
0
1=
0
8 0
0
0
':0
D 8 0'8 0
0 6 ''8
''8
7
@ S
G
'' '' @/ C/D 6
68
@ 66 68
+ +
8 @ 63
3
0
0 6 99 0 :0 RT9231 HIP6021
8 + 9:
83
C11 x 10P
:6 63
3 3 /
'60 0 @0 0 0 '60 B0 0 8 3 C12 x 102P
6
R15 x 20k
: 3 8
2 383 383 :
=3/ 6/ R17 0 2.2K
0 0
@0 0
:3
'5
:/
'5 8 '5 B60 8 C16 105P 224P
6 6 3 3
B60 8 3
3
3 R57 316 330
: : :: @/ : 9 @/ 8
@60 / @/
9 B60 260 9
B60 B0 3 8 R112 270 0
383 :9 383
2>
' R111 1k NC
R160 ik NC
3
2 %!&#
1 11 4
S
: G 76
0' '60
@1
@/
9 @/ D 3
8
D
/
D
G 7: 73 + 66 42@'4
@/ S G 9 9
@/ 3 @3
S
@/
PWR OK:POWER GOOD 3 @384 '60
FROM ATX POWER @'6
'60
6
8 C
60>
+ 7 '0
: B
9 A6@'
88 9 - @
108 E
C/D 18
2A/100mA
:
/
+
9
B/G E/S LM431
/
f + -
ref
'60
60>
6
0'
@/
8
8
'60 C @A6@ /@'
108
+ 78 0
B
0 >1
D - E
9 @/
7
G
'5 8 9 S @3
'5 79 @ 8
2A/64mA
/ 6 42@'4
/ 93
@/ 1-3 SHORT
@/ 86 9 2-4 SHORT
@384 @98 + + +
0 >1 0 >1 0 >1
9:
PS_ON# FROM SIS630 PIN D1 @/
9 9 93
630CKE FROM SIS630 PIN F6
60>
0'
:8
/ 8
6 C
+ 7
3 B
98 ':0
- E
108
:
/
+ 0.5A
83
%!&#
'
'
'@
8
3810 3
6
3
: 88
3 3I8
8
8
8
:
VCC and VCC3 Standby VOLTAGE SWITCH
3810 3
WHEN IN S0,S1
THIS CIRCUIT PASSES THE NORMAL POWER 8
: 3 /
WHEN IN S3,S4,S5 6 /
THIS CIRCUIT PASSES THE STANDBY POWER 8 /
: /
3
28
6 /;<
/;< 3
8
3810 3
'0
'0
99
:/ 3
:
8
/ 9 :
/
3
3810 3
%!&#
01
'
4''
' 2
2
2
42 2
28
6 '5 26
6 5 2
6 5 23
8 5 2:
8
2 29 2;:<
2;:< 6
2
2
2
'60 2
(To monitor battery voltage, 28
this input should be 0 26
connected directly to / 2
battery) 23
88 8 86 2:
2 8
99
9:
93
9
96
98
9
9
9
9
:9
::
:3
:
:6
:8
:
:
:
:
39
3:
33
3
36
38
3
3
3
3
9
:
3
6
2
'
2=
2=
2=
2=
28=
8
26=
6
2=
23=
3
2=
2=
2=
2=
28=
8
26=
6
2=
23=
3
2:=
8
29=
8
2=
8
2=
8
2=
88
2=
86
28=
8
26=
83
2=
66
23=
6
2:=
63
2
0'
5=
6
'5=
68
0
5
5=
6
0
83
6 83/
0 IR
2 0
2 8
2 8 &
Temperature Sensing
0
8 0
5
5 8
0 6 0 5 5 8
930 0 ' ' 8 COMB
0
3 0
B0
: B0
'
69 '
8
Voltage SENSING
B0
9 B0
5 6: 5 8
@0
@0
'5 63 '5 8
@60
'5 6 '5 8
'5 66 '5 8
5 68
5 8
Fan Speed Seneing
8
:934 5 6 5 8
& Speed Control
6 ' 6 ' 8
'
6 '
8
3 05='
5 5 6 5 8 COMA
: '5 89 '5 8
6 '
9 '
=
6= '5 8: '5 8
MIDI PORT
6 ' '=
6=1 '5 83 '5 8
6
'
''=
3 '5 8 '5 8
6
'
'=
0 86 0
6
=
6 5 88 5 8
6
8
=
8
5 8
5 8
GAME PORT
6
2 6
2=
8
6
2
2=
8
6
' 3
'=
8
: 9 6
6
'
'=
'/ 4
5
0
15
1'5
5
'
7
0 83
/5
1/
25
45
175
'5
1/
5
5
@/
'1
5
'
0
5
'5
'5
/5
'1
1
1
1
1
5
5
5
5
0
3
6
8
Printer
8
6
3
:
9
8
6
3
:
9
8
6
3
:
;3<
8
6
3
:
9
;3< 8
5
8
8 6
6
25
3 : 5 3
9 '5
'1
5 8
'5
8 5 8
5
6 /5 8
5
3 : ' 8
'5
9 8
5
'1 8
5 0
8 /5
6 5 9
3 : 5
9 45 0
'/ 4
5
8
432@' 8:
/
0
0
:
'
8:
FDC :
9
3
: 93 1/
175 '/ 9
6
8 7
'
7 1 98
1
28 1;< 1
1;< 1
%!&#
:934C1
=B4=B1'4
=D
15
886
'5 '%(# )*#!)*"#$ #+
0
88:
3
6
3
6
3
6
:
8
PRT PORT 8
3/28
3/28
8 8
3/28
39
3/
3/28
:
8
:
8
:
8
3
6
'5
5 8
6
5
'1
5 3 :
8
;3< 28
;3<
6
3
8 8
6 3
3 : 6
:
28
9
: 3
8
6 8 :
6
3 3 : 9
28
5
/5 8
'
6
'1
6@
66
6
3
6
3
6
3
8
:
6 3 :
: :@:8 :@:8 :@:8 :@:8
%!&#
8
:
8
:
8
:
6
3
:934C1
=B4=B1'4
=D
3
6
0 0
6
/28
16
6 63
/ / 3 /
:
8
:
/
'
6
' 1 3
' 13 8
6
6
' 8
6 8
2 : 3
2
19 /28
'
' 1
9
8
:
6@
8 6
:
8
28
9
28
6
6
3
3
6
:
9 =8
%!&#
:934C1
=B4=B1'4
=D
930
(for system) /
/ 0 B0
0
B0
/>?
B0
3 :/>?
8 / B
2 (from CPU)
2
+!%
:
E
78
8 / B 9
88: 8
C 83/
D
76 8 3/ 23
+
: 6 G 3
S ) 9
/
GND
12V
SEN
42@
1 2 3
C/D B0
3 83/
E
7
/ B 9 :
B/G E/S 88:
C 83/
D ''
73 + 6 3/ 23
: 6 G 3
S )
/
42@ 18
0 0
19
'60
1 1 SB5V
: X
2 GND
8
0
88: 3 RING
42@1
3
8
9
88: 88:
96 6 3: 68 83 + + 6 + 3
: ) ) ) ) ) )
6/
: 63
/ %!&#
G :934C1
=B4=B1'4
=D
BY EXPERIENCED
'%(# )*#!)*"#$ #+