You are on page 1of 2

Communication Synchronous Scheme for MPSoC

ABSTRACT
Inter-Processor communication synchronization in multi-processor
system-on-chip (MPSoC) is one of the key factors for the whole chip
performance. It can not only affect the efficiency of task-level parallelism,
but also has high dependency on MPSoC hardware architecture. Two
synchronization mechanisms, i.e. mailbox and packet switching, are
discussed in this seminar. It is analyzed in Network on chip based MPSoC.
Two schemes are implemented and verified, and analyzed with
communication latency, communication bandwidth. Experimental results
show that the mailbox based synchronization scheme has low latency, but it
is not feasible for large number of clusters due to the physical limitation.
Although the packet based scheme has more latency, it has more scalability
and feasibility.
Communication Synchronous Scheme for MPSoC
ABSTRACT
Inter-Processor communication synchronization in multi-processor
system-on-chip (MPSoC) is one of the key factors for the whole chip
performance. It can not only affect the efficiency of task-level parallelism,
but also has high dependency on MPSoC hardware architecture. Two
synchronization mechanisms, i.e. mailbox and packet switching, are
discussed in this seminar. It is analyzed in Network on chip based MPSoC.
Two schemes are implemented and verified, and analyzed with
communication latency, communication bandwidth. Experimental results
show that the mailbox based synchronization scheme has low latency, but it
is not feasible for large number of clusters due to the physical limitation.
Although the packet based scheme has more latency, it has more scalability
and feasibility.

You might also like