You are on page 1of 6

Universal Verification

Methodology(UVM)
BY
Shaik Mohammed Nawaz.
Agenda!

Introduction to Methodologies

Architecting a UVM Testbench.

Understanding the Factory and Configuration.

How TLM Works.

Modeling Transactions.

The Proper Care and Feeding of Sequences.

Layered Sequences.

Writing and Managing Tests.

Using the Register Layer.

Register-Based Testing.
2 Universal Verification Methodology
Introduction to Methodologies
Universal Verification Methodology 3
What is a Methodology?
Methodology is a systematic way of doing things with a rich set of
standard rules and guidelines. Methodology provides the necessary
infrastructure to build a robust, reliable and complete Verification
environment.
Why do we go for Verification Methodology?
Methodology is basically set of base class library which we can use to
build our test benches.
Just for an example consider transaction class. Common functions you
will require here is display, compare, copy transactions..etc.
Now what you will do is, you will keep these common functions in some
common area and you will access them through out the design. So this
common area is nothing but your 'methodology'.
So the verification giants have already defined such common classes and
functions which we will mostly require to build test benches and have
formed one library. That's it; they call this base class library a
methodology
why 'base' class library?
Well you can extend these classes to function it as per your requirement.
Universal Verification Methodology 4
Methodologies have following advantages

Universal Verification Methodology 5
Methodology Based verification includes:
List of verification Methodologies
Universal Verification Methodology 6
AVM Advanced Verification Methodology (System C &
Systemverilog) by Mentor Graphics
RVM Reference Verification Methodology (open Vera) by
Synopsys
OVM Open verification Methodology (Systemverilog) by
Mentor Graphics
VMM Verification Methodology Manual (Systemverilog)
by Synopsys
UVM Universal verification Methodology (Systemverilog)
by Mentor+Synopsys+cadence
UVM is explored in this presentation.

You might also like