Professional Documents
Culture Documents
2, MARCH 1999
381
I. INTRODUCTION
VER THE YEARS, there has been a continuous proliferation of nonlinear type of loads due to the intensive use
of power electronic control in all branches of industry as well
as by the general consumers of electric energy. As a result, the
utility supplying these loads has to provide large reactive volt
amperes. Also, it gets polluted by the harmonics generated
by the load. The punitive tariffs levied by utilities against
excessive vars and the threat of stricter harmonic standards
have led to extensive research in the field of load compensation. The basic requirements of the compensation process
involve precise and continuous reactive voltampere control
with fast response time, reduced inrush currents, avoidance
of resonances created by peripheral low-frequency current
sources, and the on-line elimination of the effect of the load
harmonics. To satisfy the above criteria, the traditional methods of compensation consisting of switched capacitor or fixed
capacitor and phase-controlled reactor coupled with passive
filters have been increasingly replaced by new approaches
utilizing the concept of synchronous link converters [1]. This
new class of compensators, which has generated tremendous
interest among the researchers, is known by several terminologies such as var generators [2], advanced static var generators
[3], synchronous solid-state var compensators [4], pulsewidth
modulation (PWM) inverter var compensators [5], etc. The
Manuscript received November 7, 1996; revised August 25, 1997. Recommended by Associate Editor, P. Enjeti.
K. Chatterjee and B. G. Fernandes are with the Department of Electrical
Engineering, Indian Institute of Technology, Bombay, India.
G. K. Dubey is with the Department of Electrical Engineering, Indian
Institute of Technology, Kanpur 208016, India (e-mail: gdubey@iitk.ernet.in).
Publisher Item Identifier S 0885-8993(99)01839-6.
authors here will call this class of var compensators as selfcommutated static var compensators (SCSVC). When SCSVC
is utilized for harmonic compensation, it is known as an active
power filter [6][10] or power line conditioner [21]. Several
topologies of SCSVC and active power filters are reported in
the literature, but most of them have noninstantaneous transient
response [3][14]. The schemes based on indirect current
control technique have a poor transient response [4], [5], [13].
Schemes utilizing current control principle either use: 1) a
reactive voltampere calculator to set the compensator current
reference or 2) error between the dc-link voltage reference
and the sensed dc-link capacitor voltage to set the amplitude
of the source current reference. In type 1), the presence of
the reactive voltampere calculator generates a delay in the
compensation process. In type 2), a low-pass filter is required
to eliminate ripple from the sensed dc-link voltage. Inclusion
of this filter introduces finite delay in the control structure.
This coupled with the inertia presented by the dc-link capacitor
while absorbing or releasing energy introduces a cumulative
delay of at least twothree cycles in the dc-link capacitor
voltage response. As a result, the amplitude of the source
current reference has a low-frequency distortion and a dc
component as long as the transient persists. Hence, the current
drawn from the source during transients is not in phase with the
utility voltage and not free from low-order harmonics. Other
schemes having instantaneous compensation feature employ
complicated and an involved control strategy [15], [16]. But
these schemes can only be applied for three-phase case.
The present paper proposes a new technique of compensation of var and load harmonics for low- and medium-power
applications using an insulated gate bipolar transistor (IGBT)
as the switching device. The novel features of the present
technique are as follows.
1) The compensation process is instantaneous.
2) The control logic and the associated hardware are simple, thereby enhancing the system reliability.
3) The compensation is achieved without sensing either the
load reactive voltampere demand or the load harmonics.
case
4) Unlike [15] and [16], it can be used for the
as well.
The scheme is developed both for single- and three-phase
systems, and the performance is found to be satisfactory. A
mathematical model of the proposed compensation process
is developed and analyzed. A detailed simulation program
of the scheme is developed to predict its performance for
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
382
or
(3)
where
From Fig. 1,
(a)
(4)
where
(4), if
(b)
Fig. 1. (a) 1
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
383
0 and 3 0 topology.
0 topology.
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
384
But
, therefore
(10)
(12)
Average rate of change of energy associated with the inductor
Since
(15)
is applied in the inphase comIf a small perturbation
about a steady-state
ponent of the compensator current,
, the average dc-link voltage will also
operating point
about its steady-state
get perturbed by a small amount
. Putting
operating point
where
rms inphase component of the load current;
rms quadrature component of the load current.
and
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
385
(16)
The steady-state equation from (15) is
(17)
Subtracting (17) from (16), the linear relationship between
and
is obtained as
(18)
The transfer function model of the compensator for a
particular operating point is obtained from (18) as
and
are obtained as
(19)
where
OF
DC-LINK CAPACITOR
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
386
(a)
(a)
(b)
(b)
. There(22)
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
387
(a)
(a)
(b)
(b)
(c)
Fig. 12. Simulation waveforms of the single-phase topology for an increment
in the real component of the load current. (a) DC-link voltage, (b) source
voltage and source current, and (c) load current.
Fig. 13.
Fig. 12.
(c)
Fig. 14. Simulation waveforms of the single-phase topology for an increment
in the reactive component of the load current. (a) DC-link voltage, (b) source
voltage and source current, and (c) load current.
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
388
(a)
(a)
(b)
(b)
(c)
(c)
Fig. 16. Simulation waveforms of the three-phase topology for an increment
in the reactive component of the load current. (a) DC-link voltage, (b) phase-A
source voltage and source current, (c) phase-A load current.
(d)
(e)
Fig. 15. Simulation waveforms of the three-phase topology for an increment
in the real component of the load current. (a) DC-link voltage, (b) phase-A
source voltage and source current, (c) phase-A load current, (d) phase-B source
voltage and source current, and (e) phase-B load current.
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
(a)
389
(a)
(b)
(b)
(c)
(c)
Fig. 17. Simulation waveforms of the single-phase topology compensating
a nonlinear load. (a) DC-link voltage, (b) source voltage and source current,
and (c) load current.
Fig. 18.
Fig. 21. Steady-state performance: Tr1: dc-link voltage (50 V/div); Tr2:
utility voltage (60 V/div); Tr3: source current (4 A/div); and Tr4: load current
(5 A/div) time scale = 5 ms/div.
Fig. 19.
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
390
Fig. 22.
KHz.
Fig. 23. Steady-state performance: Tr1: dc-link voltage (50 V/div); Tr2:
utility voltage (60 V/cm); Tr3: source current (4 A/div); and Tr4: nonlinear
load current (1 A/div) time scale = 5 ms/div.
Fig. 24. Transient performance for increment in load: Tr1: dc-link voltage
(15 V/div) and Tr2: source current (4 A/div). Time scale = 0:1 s/div.
Fig. 25. Transient performance for increment in load: Tr1: utility voltage
(30 V/div) and source current (4 A/div) and Tr2: load current (4 A/div). Time
scale = 20 ms/div.
Fig. 26. Steady-state performance: Tr1: phase-A utility voltage (120 V/div);
Tr2: phase-A source current (10 A/div); Tr3: phase-A load current (10 A/div);
and Tr4: phase-B source current (10 A/div); time scale = 5 ms/div.
Fig. 27. Steady-state performance: Tr1: phase-A utility voltage (120 V/div);
Tr2: phase-A source current (10 A/div); Tr3: phase-A nonlinear load current
(10 A/div); and Tr4: phase-B source current (10 A/div); time scale = 5 ms/div.
the
compensator compensating a linear lagging load
A/phase. Fig. 27 shows the waveforms
current of
of nonlinear load compensation. The load considered is a
diode bridge rectifier supplying a resistive load. Fig. 28 shows
the spectrum of the nonlinear load current while Fig. 29 shows
the spectrum of the compensated phase-A source current.
Steady-state behavior for compensating an unbalanced
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
Fig. 28. Harmonic spectrum of the phase-A nonlinear load current. Frequency range: 05 KHz.
391
Fig. 29. Harmonic spectrum of the phase-A source current. Frequency range:
05 KHz.
Fig. 32. Transient performance for increment in dc voltage reference: Tr1:
phase-A utility voltage (30 V/div) and phase-A source current (10 A/div)
and Tr2: phase-B utility voltage (30 V/div) and phase-B source current (10
A/div). Time scale = 20 ms/div.
VIII. CONCLUSIONS
Fig. 30. Compensating an unbalanced load: Tr1: phase-A source current (10
A/div); Tr2: phase-A load current (10 A/div); Tr3: phase-B source current (10
A/div); and Tr4: phase-B load current (10 A/div). Time scale = 5 ms/div.
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.
392
Authorized licensed use limited to: INDIAN INSTITUTE OF TECHNOLOGY BOMBAY. Downloaded on December 31, 2008 at 03:53 from IEEE Xplore. Restrictions apply.