CMOS Design Rules

Dr. Arti Noor,

M. Tech Division, CDAC Noida.
Email : artinoor@cdacnoida.in

18-9-2009 Lecture-2
 CMOS DESIGN RULES
• Fabrication processes are pattern independent.

• Design Rules are constraints poses by

processing line in the form of minimum
allowable values for width, separation, extension
and overlap.

• The complexity of design rules depends upon

how well a process is characterized.

Lecture-2
 CMOS DESIGN RULES

Objective:

•To obtain a circuit with optimum yield.

•To minimize the area of the circuit.

•To provide long term reliability of the circuit.

Lecture-2
 CMOS DESIGN RULES

Design rules represent a tolerance that

ensures high probability of correct
fabrication

- rather than a hard boundary between

correct and incorrect fabrication.

Lecture-2
 Two Approaches for Design Rules

• Micron based.

• λ based.

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
CMOS N-Well Design Rules

Lecture-2
 CMOS N-Well Design Rules
• “Vias" are used to connect upper layers of metal to
metal 1.
•"Contact cuts" are made from metal 1 to diffusion or
poly.

Lecture-2
 Next Topic

Chapter-3 : MOS Transistor

Lecture-2