You are on page 1of 1

Dynamic power dissipation

It is due to :
1. Charging and discharging of load capacitance- Suppose a load C is switched
between GND and Vdd at an average frequency of fsw over any given interval
of time t, the load will be charged and discharged Tf sw times. A total charge of
Q= C Vdd is thus transferred from Vdd to GND.
2. Short circuit current by both PMOS and NMOS networks are partially on
Because the input rise/ fall time is greater than 0 , both NMOS and PMOS
transistor will be on for short period of time while the input is between V tn and
Vdd Vtp . Thus P total= Pstatic + P dynamic

You might also like