Professional Documents
Culture Documents
Aims:
Examine a few common 2-transistor amplifiers:
-- Differential amplifiers
-- Cascode amplifiers
-- Darlington pairs
-- current mirrors
Introduce formal methods for exactly analysing multiple stage amplifiers
L6
Autumn 2009
BJT
L6
Name
(voltage amp)
CE
CE
cascode
CE
CB
High bandwidth
(op-amp)
CE
CC
(current buffer) CB
CE
(current buffer) CB
CB
(Not common)
CB
CC
Not common
(Not common)
CC
CE
differential amp CC
CB
darlington
CC
Autumn 2009
CC
Differential amplifier
L6
Autumn 2009
Cascode amplifier
L6
Autumn 2009
Darlington pair
L6
Autumn 2009
Current mirrors
L6
Autumn 2009
L6
Autumn 2009
(a)
L6
(b)
(c)
The Widlar scaling mirror is often used as fixed scaling current source (a)
Can be made as a buffered or a Wilson source (c)
A feedback resistor can be added on the input side turning it into a
transconductor (b)
A base resistor as shown can provide beta compensation (i.e. introduce a
zero in the frequency response (c)
Autumn 2009
(a)
(b)
L6
Autumn 2009
L6
Autumn 2009
Q1
Q2
10
L6
C o m m e n ts
N am e
1 s t S tg
2 n d S tg
(vo lta g e a m p )
CS
CS
H ig h V o lta g e g a in
cascod e
CS
CG
H ig h b a n d w id th
(o p -a m p )
CS
CD
H ig h Z in lo w Z o u t
(c u rre n t b u ffe r)
CG
CS
H ig h e r Z o u t th a n C B /C G
(c u rre n t b u ffe r)
CG
CG
S e c o n d s ta g e to im p ro ve o n C B /C G
(N o t c o m m o n )
CG
CD
N ot com m on
(N o t c o m m o n )
CD
CS
In s te a d o f C E , o ffe rs h ig h e r Z in
d iffe re n tia l a m p
CD
CG
H ig h vo l ta g e g a in a n d b a n d w id th
d a rlin g to n
CD
CD
H ig h c u rre n t g a in
Autumn 2009
11
Multistage amplifiers
Multistage amplifiers are difficult to compute if the components are not unilateral.
For unilateral amplifiers things are simple. We multiply gains with appropriate
voltage dividers.
V1
V2
VL
Rs
ROUT1
RO2
A1 V1
Amp1
A2 V2
RL
Source
RIN1
Vs
RIN2
Amp2
Load
VL
1
1
1
1
, Yx =
, x {in1, in 2, L}
=
A1
A2
Vs 1 + RsYin1 1 + Rout1Yin 2 1 + Ro 2YL
Rx
For non-unilateral amplifiers:
The input impedance of each stage depends on the input impedance of the
next stage
The output impedance of each stage depends on the output impedance of
the preceding stage.
This problem has a solution but involves the solution of sets of simultaneous
quadratic equations.
L6
Autumn 2009
12
i1 = g11v1 + g12i2
i1 = g11v1 g12YL v2
v2 = g 21v1 + g 22i2
v
g
v
g
Y
v
=
2
21 1
22 L 2
i2 = v2YL
i1 = g11v1 + g12i2
i1 = g11 ( vs i1Z S ) + g12i2
v2 = g 21v1 + g 22i2
v2 = g 21 ( vs i1Z S ) + g 22i2
v1 = vs i1Z S
g 22 + g Z S
Z out = dv2 / di2 =
1 + g11Z S
L6
Autumn 2009
13
i2
i1
v1
G11
G22
G21V1
v2
YL
G12i2
We start with the amplifier definition, plus the source-load boundary conditions:
i1 = g11v1 + g12i2
v2 = g 21v1 + g 22i2
v1 = vs i1Z s
i2 = v2YL
After some algebra we conclude that:
v2
g 21
g 21
=
=
, g = g11 g 22 g 21 g12
vs (1 + g11Z s )(1 + g 22YL ) g12 g 21Z sYL 1 + g11Z S + g 22YL + g YL Z s
L6
Autumn 2009
14
v1 A B v2
i = C D i
2
1
With this definition, the ABCD parameters of a cascade of two networks are
found from the matrix product of the individual ABCD matrices ports labelled for
clarity):
3
3
1
2
1
X1
X2
v1 A1 B1 v2
i = C D i
v1 A1
1 2
1 1
=
v2 A2 B2 v3 i1 C1
i = C D i
2 3
2 2
L6
Autumn 2009
X3=X1X2
B1 A2
D1 C2
B2 v3 v1 A3
=
D2 i3 i1 C3
B3 v3
D3 i3
15
A=
v1 A B v2
i = C D i
2
1
v1
v2
i1
C=
v2
i2 = 0
1
G21
i2 = 0
1
=
Z 21
B=
v1
i2
i1
D=
i2
=
v2 = 0
v2 = 0
1
Y21
1
=
H 21
A B A1 B1 A2 B2 A1 A2 + B1C2 A1 B2 + B1 D2
C D = C D C D = C A + D C C B + D D
1
1 2
2
1 2
1 2
1 2
1 2
g f 1g f 2 y f 1z f 2
g f 1 y f 2 y f 1h f 2
1
1
gf =
yf =
=
=
1
1
1
1
y
z
g
g
y f 1h f 2 g f 1 y f 2
f1 f 2
f1 f 2
g f 1g f 2 y f 1z f 2
g f 1 y f 2 y f 1h f 2
zf =
L6
1
1
1
z f 1g f 2 hf 1z f 2
Autumn 2009
z f 1g f 2hf 1z f 2
hf 1z f 2 z f 1g f 2
hf =
1
1
1
h f 1h f 2 z f 1 y f 2
h f 1h f 2 z f 1 y f 2
z f 1 y f 2 h f 1h f 2
16
v1 A B v2 1 0 v1 A B 0
i = C D i Y Y v = C D Y
2 11 12 2
21
1
A B 1 Y22 1
C D = Y Y , y = Y11Y22 Y21Y12
11
21 Y
1 v1
Y22 v2
Remember that all ABCD parameters are inversely proportional to the gains. This
is the reason for formally choosing port 2 as the input port.
The intuitive choice of input at port 1 would make all parameters inversely
proportional to the reverse gains, which are small, and usually not very accurately
determined.
L6
Autumn 2009
17
G1
Y1
G1+G2
Y1+Y2
G2
Y2
H1
Z1
H1+H2
Z1+Z2
H2
Z2
X1
X2
X1X2
Autumn 2009
18
L6
Autumn 2009
19