You are on page 1of 1

Chapter 6

Chapter 7

Chapter 8

Chapter 9

Chapter 10

Chapter 11

Blocking
Deadlock and Livelock
Critical Section to protect Live Resources
Priority Inversion
Missed Deadlines
Quality Of Service
Alternatives of Rate Monotonic Policy
Mixed Hard & Real time Services
Firmware Components
RTOS System Software Mechanisms
Software Applications Components
Exceptions
Assert
Checking Return Codes
Single Step Debugging
Kernel & Scheduler Traces
Test Access Ports
Trace Ports
POST & Diagnostics
External Test Equipment
Application Level Debugging
Basic Concepts of Drill down tuning
Hardware Supported Profiling & Tracing
Building Performance Monitoring into
Software
Path length, Efficiency and calling
frequency
Fundamental Optimizations
Reliability and Availability : Similarities
and differences
Reliability
Reliable Software
Available Software
Design Tool Trade-off
Hierarchical Approaches

Nikhil EC
Bhavani Shankar EC
Amar EC
Umesh EC
Rani VLSI
Shantala VLSI
Chethan VLSI
Karthik VLSI
Venkatadatta and Shivaraddi VLSI
Haniel and Bhargav VLSI
Shwetha and Bagamma VLSI
Kasi Reddy EC
Bhavik EC
Limbanna EC
Somshekar EC
Nishanth EC
Divyashree EC
Shailaja EC
Asmath EC
Divya M EC
Haribabu EC
Reethambari and Shwetha V VLSI
Lavita and Vikas VLSI
Lahari EC
Shobith and Shahebgouda VLSI
Anitha VLSI
Jeevitha - VLSI
Jeevitha VLSI
Spoorthy VLSI
Sharada EC
Anjaneyalu EC
Manoj EC

You might also like