Professional Documents
Culture Documents
Design Rules, Technology File, DRC / LVS Technology File, DRC / LVS
Design Rules, Technology File, DRC / LVS Technology File, DRC / LVS
DESIGN RULES
General Rules
Angles:
Usually only multiples of 45 degree are allowed
Grid:
All corner points must lie on a minimal grid (at least when the
chip will be produced)
Otherwise an off grid error is produced
Circles can be drawn, but are converted later to Polygons with
on-grid points
Attention: If a path of width d is drawn in 45o, the corners can be
off grid (on 2 x b/2) (depending on flatten algorithm). Better
draw polygons!
spacing
notch
Not allowed!
Size -3
Size +3
Size -3
Size +3
slots
Test
rectangle
Fatal:
Short between
drain and source
Gate
Source
Shifted poly
layer
Enclosure / Overlap
extension
enclosure
NWELL
Ideal
(minimal n+ size)
n+
SiO2
p-
Misaligned
contact mask:
n+
p-
n+
p-
M4
VIA3
M3
VIA2
M2
VIA1
M1
CONTACT
Poly
ACTIVE
via
Contact
still ok!
metal (x+1)
via x
metal x
Butted Contacts
We often need (for an NMOS) a p+ substrate contact close
to a n+ source and both are connected:
gnd!
source
n+
p+
Substrate
contact
p-
p+
p-
Fill pattern
OK
BAD
antenna
p-
antenna
p-
OK
n+
Protection
by driver
n+
metal2
comes later
tie down
p-
OK
pVLSI Design: Design Rules
Larger
spacing
Hot
NWELL
Could be
merged
VLSI Design: Design Rules
TECHNOLOGY FILE
Technology File
The technology file is provided by the technology vendor
It adapts the CAD tool:
DRC rules
ERC rules
Extraction rules
LVS rules (e.g. permutation of devices)
LVS
2.
3.
R1
R2
R1
R1+R2
Layout Extraction
The extraction must
1.
2.
active
w = 16 x 0.5 = 8
a = 8
l = 8/8 = 1
* 2 instances
i M1 P_18_MM out in vdd! vdd!
L 1.8e-07 M 1 W 8.8e-07
i M0 N_18_MM out in gnd! gnd!
L 1.8e-07 M 1 W 4.4e-07
Layout
* 2 instances
i av1 N_18_MM out in gnd! gnd!
l 1.8e-07 w 4.4e-07;
i av2 P_18_MM out in vdd! vdd!
l 1.8e-07 w 8.8e-07;
* 1 instances
i M0 N_18_MM d g gnd! gnd!
L 1.8e-07 M 1 W 4e-06
Layout
* 2 instances
i m0 N_18_MM gnd! G
D gnd!
l 1.8e-07 w 2e-06
i m1 N_18_MM
D G gnd! gnd!
l 1.8e-07 w 2e-06 ;
MATCH!
But why?
VLSI Design: Design Rules