annero16 fey Tools for PLC programming ‘Siemens S7 Status Word | PLCdav Recent Posts Home Products Tutorial Directory Glossary RecentPosts Contrib Resources + GE Automation + Allen-Bradley + Siemens + PDF Electric & ‘Supply + Fuji Automation PLC Programming Handbooks © Allen Bradley 2 Siemens ‘© Modicon Popular Articles PLC Timeline Rockwell Automation's Retroincabulator! PLC Basics PLC Simulators Cheap PLCs Navigation © Book reviews © Online books © Recent posts © About RSS Feed Me! Firefox and Thunderbird make It easy to keep up onthe latest artes from icéev User login Username: * Password: * Siemens S7 Status Word In Siemens PLCs the Status Word is an internal CPU register used to keep track of the state of the instructions as they are being processed.A In order to use STL more effectively it is important to understand the Status Word and its functions Each bit in the Status Word has a specific function to keep track of bit logic (RLO, STA), math (OV, OS), comparison operations (CCO, CC1) and whether the logic should continue, be nested or start new (/FC, OR, BR).A Only the first 9 of the 16 bits are used. Bit Positions 8 7 6 5 4 3 2 1 0 ar | cco | cci | ov | os | or | sta | Rio | Fc Each instruction may do the following to each bit in the status word. - No read or write = Read x May write "1" or "0! 0 Reset to "0" 1 Setto "1" ‘The status word can be seen by displaying the STATUS column while monitoring in STL view.A The RLO (bit 1) and the STA (bit 2) are also displayed in the RLO and STA column. REO] STA] STANDARD | _AccU a o_0000_0003| 0 0000_o000| 2 ¢ é e z 2 Login Create new account Request new password PO cet sg geile ot a Pt The Most Important Status Word Bits IFC If the /FC bit is a 0 then the instruction is considered to be the first instruction being processed.A If the /FC is a 1 then the instruction being scanned will use the logic from the previous instruction.A Certain ‘st Check (bit 0) hntpatwwwplede.comisiemens_s7_status word 1annero16 Sesmers $7 Sis Word |PLCéev instructions like =, S and R will set the /FC bit to 0 thus starting new logic after it.A Other instructions like A or O will set the /FC bit to 1 signalling to combine the logic with the next instruction. RLO 4” Result of Logic Operation (bit 1) The RLO bit stores the running logic state of the currently processing instructions.A Certain bit logic and comparison instruction will turn the RLO to a 1 when the condition is TRUE and write a 0 when the condition is FALSE.A Other instructions read the RLO (=, S, R) to determine how they are to execute. STA &C* Status (bit 2) The STA bit reflects the state of the current Boolean address. Help with RLO, STA and /FC If you are used to ladder logic and struggling to understand the purpose of the RLO and STA it may help to visualize @ rung like below.A The STA is used to keep track of the state of the addresses.A The RLO Is used to keep track of the state of the rung. The equivalent STL is shown below. A] Eos A or 30 zy) S Ar a 1|a 2 om 00 o|o = 8 ae ole bed nwmtninn dP Nt nade yentonn It steps through the logic as follows: 1, At the start the First Check bit (/FC) is zero so an And instruction will logically mirror the Status bit (STA) over to the Result of Logic Operation (RLO).A In this case the address 10.0 is 1 so the STA is ‘one and the result of the logic (RLO) will be 1.A The A instruction writes a1 to /FC. Le ben DAN PN te td panna 2. On the second line, the /FC bit is now 1 indicating that this line needs to use the RLO from the previous line.A The address 11.1 is on so the STA = 1.A The RLO from the last line is 1 and this is 8 €°andeda€™ with the current STA with a result of 1 in the current RLO. hntpatwwwplede.comisiemens_s7_status word 28annero16 ‘Siemens $7 Status Word | PLCdev | RO] Sam rio ict] pooid 1aPer | & M 0.0 0 0 3 eno o|o Pedal PO enn 3. The same thing happens on the second line but this time 1 and 0 makes the current RLO = 0, 7 mo) a Ar 30 ry ; Ror 4a ita | $ A om 00 otto ene ole deer P riser cnsninnd 4, The fourth is the Assign instruction which takes the RLO and writes it out to the corresponding address.A In this case the final RLO = 0 so the output will be off.A If M0.0 was 1 then the &€ceAnda€ operation will evaluate to true making the RLO = 1 which will then turn on the output Q1.0. oO] Nom me me RE 1 1 0 o . 3 ; 1 is a. 1 ozHH Le nen btn wet tlh panties The Other Status Bits OR (bit 3) The OR bit is used for combining AND functions before OR functions. OS 4C* Overflow Stored (bit 4) In the event of an overflow (OV bit 5) the OS bit will store the value even after the OV bit has been reset.A The following commands reset the OS bit: JOS (Jump if OS=1), block call instructions, block end instructions. OV 4€" Overflow (bit 5) The OV bit Is set by a math instruction with floating point numbers after a fault has occurred (overflow, illegal operation, comparison unordered). The OV bit is reset when the fault is eliminated. CO, CC1 4€* Condition Code (bits 6 and 7) The Condition Code bits provide results for comparison and math instructions. Comparison Instructions C1] CCO] Meaning 0 fo [accuz=accur ofa [accuzaccua 1 |f | Unordered (floating point comparison only) Math Instructions, without Overflow Intpatwww plede.comisiemens_s7_status word 38annero16 ‘Siemens S7 Status Word | PLCdav cc1| cCo| Meaning oo | Resut=0 0 [a [Resutt <0 1 [0 | Result > 0 Integer Math Instructions, with Overflow CC 1] CCO] Meaning 0 [0 | Negative range overflow in ADD_I and ADD_DI 0 [1 | Negative range overflow in MUL_I and MUL_DT 1 [0 | Negative range overflow in ADD_I, ADD_DI, SUB_I, and suB_DI 1 [i _ | Division by 0 in DIV, DIV_DI, and MOD_DI Floating Point Math Instructions, with Overflow C1] CEO] Meaning 0 [0 | Gradual underflow © [i | Negative range overflow 1 [0 _ | Positive range overflow 1 [i | Nota valid floating-point number Shift and Rotate Instructions CC 1] CCO] Meaning 0 [0 | Bit shifted out = 0 1 [0 | Bit shifted out = 1 Word Logic Instructions CC 1] CCO] Meaning 0 fo | Result 1 [0 | Result <> 0 BR &€” Binary Result (bit 8) The Binary Result transfers the result of the operations ‘onto the next instruction for reference.A When the BR bit is 1 it enables the output of the block (ENO) to be TRUE and thus allow other blocks after it to be processed.A The SAVE, JCB and JNB instructions set the BR bit. « Siemens S7 Indirect up. Statement List (STL) Cheat Addressing Sheets > Printer-friendly version (categories: Siemens ) Pcs7 ‘Submitted by IEC61850 (not verified) on Wed, 2011-12-21 16:58. HELLO, T have a question about the PCS 7! hnapdkwww pledev-comisiemens_s7_statis word 48annero16 ‘Siemens S7 Status Word | PLCdav Iam learning a manual from SIEMENS which they describe some functions blocks in PCS 7 With the CFC editor ! my question are 1 what is the difference between PCS7 and STEP7? 2. if the blocks functions are changed if I would use STEP 7 with the CFC library ? 3. any person does you use the CM 104 gateway from SIEMENS ? THANK YOU TEc61850 PCS7 and STEP7 Submitted by Syed Shajee (not verified) on Thu, 2012-03-29 01:11, The difference is very simple PCS7 has more functionality and in built libraries than STEP7, thus PCS7 is an advance version of STEP7, PCS7 is more like @ software in which S7 400 can be configured as a DCS (PCS). Whereas through STEP7 you can only do PLC programing. On STEP7, you have to deal with analog DSP, whereas in PCS7 these details or handling is eased through the inbuilt library functions, STEP 7 versus PCS7 Submitted by ctjones on Sat, 2014-02-22 11:11. Put simply, STEP 7 is a programming platform for the S7 Hardware platform. PCS7 (Process Controller S7) is a Simatic distributed controller platform, which is built upon the S7 hardware platform, and that uses the STEP 7 software The main difference, however, is that PCS7 includes software language extensions (e.g., CFC and HiGraph) to the standard STEP 7 languages (LAD, FBD, STL), as well as standard functions extensions (i.e. special libraries). There are also hardware extensions as well. These extensions are all aimed at providing a platform for distributed process control functionality. Home » Siemens SIMATIC Step 7 Programmer's Handbook Terms of Use | Privacy Policy | About PLCdev | Contact Us | Write for us Copyright © 2005-2016 pledev.com hntpatwwwpledevcomisiemens_s7_status word 58