HALF ADDER PROGRAME USING VERILOG

module half adder (a,b,sum,carry);

input a;

input b;

output sum;

output carry;

assign sum = a ^ b;

assign carry = a & b;

end module