You are on page 1of 23

IMPLEMENTATION OF HAMMING CODE ENCODER AND DECODER SINGLE-BIT ERROR DETECTOR AND SINGLE-BIT ERROR CORRECTOR

BY K.NAGA LAKSHMI M.SWETHA M.Sc.(TECH) VLSI DESIGN Department Of Systems Design ANDHRA UNIVERSITY

OBJECTIVES:

Error detection and correction.


Encoded and decoded.

GOAL:

single-bit error detection and singlebit error correction.

Hamming code:
Error correcting codes (ECC) FORMULA 2^k=n+k+1

BLOCK DIAGRAM

NUMBER OF PARITY BITS


IN FOLLOWING RELATIONSHIP
(2^p)>=m+p+1

DATA:16 BIT Hence, (2^p)>=16+p+1 (2^p)>=17+P let p=5 (2^5)>=17+5 32>22 This value of p satisfies.

CALCULATION OF PARITY BITS:

p0 = d0 xor d1 xor d3 xor d4 xor d6 xor d8 xor xor d13 xor d15 p1 = d0 xor d2 xor d3 xor d5 xor d6 xor d9 xor xor d13 p2 = d1 xor d2 xor d3 xor d7 xor d8 xor d9 xor xor d15

d10 xor d11

d10 xor d12

d10 xor d14

Formulae

RTL SCHEMATIC FOR HAMMING ENCODER

RTL SCHEMATIC FOR HAMMING DECODER

2 RTL SHEMATIC FOR HAMMING DECODER

RTL SCHEMATIC FOR SINGLE BIT ERROR DETECTION AND CORRECTION

TECHNOLOGY SCHEMATIC FOR SINGLE BIT ERROR DETECTION AND CORRECTION

HAMMING ENCODER OUTPUT

Input,d output ,p output ,hc where d is data bits, p is parity values, hc is encoded data

: 0000000011000001 : 00100 : 000000000110000010100

HAMMING DECODER OUTPUT

input, h : 000000000110000010100 output, syn : 00000 intermediate signal, rd : 0000000011000001 (received data) intermediate signal, rp: 00100 (received parity) intermediate signal, gp: 00100 (generated parity)

where syndrome(syn) is error position

SINGLE BIT ERROR DETECTION AND CORRECTION OUTPUT

input, data : 0000000011000001 output, error :0 output, syndrome : 0000 output, parity : 00100 intermediate signal,hd : 000000000110000010100

SINGLE BIT ERROR DETECTION AND CORRECTION LAYOUT

SINGLE BIT ERROR DETECTION AND CORRECTION LAYOUT WITH I/O PADS

This layout is constructed using microwind ISE Editor tool The Value Of 1lambda Is 0.060m.

SINGLE BIT ERROR DETECTION AND CORRECTION OUTPUT

ADVANTAGES
Easy to code Relatively simple flow-through logic

DISADVANTAGES/LIMITATIONS
Can detect up to two simultaneous bit errors, and correct single-Bit errors. Reliable communication is possible

APPLICATIONS
Computing Telecommunications The hat game

SCOPE OF EXPANSION

Double bit error detection and single bit error correction.

THANK YOU

QUERIES

You might also like