) (

) ( :
:
:
:

8942012

) ( :
VHDL
:
_
:

35

.
:

:
.........

................................

.

................... :
....................

 :
:

8/8/90

:
...................
............... .
............
............. .

........

.............

..................

) (...........
. ............ .........
.

/
/

) (

:
:
:
:
8942012

:
:

( :
) (

:
VHDL
:
)Behavioral Modeling and Hardware Description of Hopfield Neural Networks (HNN
by VHDL
) (

 ) ( Artificial Neural Network

) (
) (
. / ) (I/O
.
) (ANN
PC
FPGA FPGA
FPGA

ANN
FPGA ANN
.
) ( Feed forward
) ( Recurrent
) (Recurrent Neural Net 1982
John Hopfield
....

) ( Hopfield .

:
:
Hopfield .


.
FPGA .

.
.

:
FPGA 90

2005-2002
2007 Sherif Saif

Miguel Atencia
Ionescu, L.M 2010
VLSI .

References:
1. Abramson, D.; Smith, K.; Logothetis, P.; Duke, D.; FPGA based
implementation of a Hopfield neural network for solving constraint
satisfaction problems, IEEE 24th Euromicro Conference, vol. 2, pp.
688 693, 1998.
;2. Fernando Morgado Dias; Ana Antunes; Alexandre Manuel Mota
Artificial neural networks a review of commercial hardware, Elsevier

Engineering Applications of Artificial Intelligence 17th, pp.945952,

2004.
3. Yutaka Maeda, Masatoshi Wakamura, Bidirectional associative
memory with learning capability using simultaneous perturbation,
Elsevier Neurocomputing 69th , pp.182197, 2005.
4. Hafida Boumeridja, Miguel Atencia, Gonzalo Joya, Francisco
Sandoval, FPGA implementation of Hopfield Networks for Systems
Identification, Springer-Verlag Berlin Heidelberg (2005).
5. Granado, J.M.; Vega, M.A.; Perez, R.; Sanchez, J.M.; Gomez, J.A.;
Using FPGAs to Implement Artificial Neural Networks, IEEE 13th
International Conference, pp. 934 937, 2006.
6. Bing Guo, Yan Shen, Yue Huang, Zhishu Li, A Novel Discrete Hopfield
Neural Network Approach for Hardware-Software Partitioning of
RTOS in the SoC, Springer (2006).
7. F. Javier Sanchez Jurado, Matilde Santos Penas, Hopfield Neural
Network and Boltzmann Machine Applied to Hardware Resource
Distribution on Chips, Springer-Verlag Berlin Heidelberg (2007).
8. Sherif Saif; Hazem M. Abbas; Salwa M. Nassar; Abdelmonem A.
Wahdan; An FPGA implementation of a neural optimization of block
truncation
coding
for
image/video
compression,
Elsevier
Microprocessors and Microsystems 31th, pp.477486, 2007.
9. Miguel Atencia, Hafida Boumeridja, Gonzalo Joya, Francisco GarcaLagos, Francisco Sandoval, FPGA implementation of a systems
identification module based upon Hopfield networks, ScienceDirect,
Neurocomputing 70 (2007) 28282835.
10.Daniel Calabuig, Sonia Gimenez, Jose E. Roman, Jose F. Monserrat,
Fast hopfield neural networks using subspace projections,
ScienceDirect, Neurocomputing 73 (2010) 17941800.
11.Jiahai Wang, Zhanghui Kuang, Yalan Zhou, Rong-Long Wang,
Improved stochastic competitive Hopfield network for polygonal
approximation, ScienceDirect, Expert Systems with Applications 38
(2011) 41094125.
12.Ionescu, L.M; Mazare, A.G.; Serban, G.; VLSI implementation of an
associative content addressable memory based on Hopfield network
model, Semiconductor Conference (CAS) (2010).

:
-

................................... ........................
.....................................
......................

: (

( :
:

:-

: -

( ) (:
-1
-2
-3

2000000

10000000
8000000

-4 ) (

15000000
---------------------------------

) ( :

35000000