Paper

! "
#

#

$ ! ! " #

%
%

&

$

'

!
" #
$% & ''( )
# !

*

) &+
&, - )

.
.

. !

&+&& .
&+&, !

/
0
1

/ 0 ) $2 ' '% '3( /'0
'
$4 , 3 + '+ '3(

)

$%( 1 1

" 1 1 5$ 4(

1 1 6

2++

$%( .

*

-
) )
!

7

* &+
&,
1 2 1 %
1 4

1 ,
1 3

* &+

&,
. &+
&,
.

83& &+&,

&+&, )
, )
6

&+&, $ 2 8 '&(
8&+ 9:
&+&, ;5< &+&, ,

* ;5 9: &+&&
& $ 2(
1
&+&&=&, " )
* >

&+'&, &+&&=&, &+'&,
# '% &+2&,
2' 2'
?
2&, @ &+
&, ! )
&+%&, ! ;
# %&, )
; ; ;
)

/ AB C
D 0

))
; ; )
$&(
&+
&,

! "

# 7

)
7 $'2( "

! - !
$'(
)
!
$ &
''( 1 )

)

)
-# )

-

-

5

!
: *

* E E

> 5;F /9F0
" 5;F 5
5 5 5 "
ProcessorSimulator
ProcessorSimulator(char*); // Load program from file
int runSim();
CPU
CPU(BIU*);
Word getFlags();
void setFlags(Word);
Content readReg(registerName);
void writeReg(registerName, Content&);
BIU
Bus
Memory
Memory(char *);
BIU(Bus*);
Bus(Memory*);
Instruction* fetchInstruction(Address);
void storeInstruction(Address, Instruction*);
Byte fetchDataByte(Address);
void storeDataByte(Address, Byte);
Instruction* decodeInstruction(Address);
Instruction* readInstruction(Address);
void writeInstruction(Address, Instruction*);
Byte readDataByte(Address);
void writeDataByte(Address, Byte);
Word fetchDataWord(Address);
void storeDataWord(Address, Word);

int go(); //Start fetch and execute cycle
Register<Content>
Content read();
void Write(Content);
Address
Word
Byte
Operand
Instruction
virtual Word read(CPU&) = 0;

virtual void write(CPU&, Word) throw(ErrorMsg) = 0;
virtual Address getEffectiveAddress(CPU&);
throw(ErrorMsg) = 0; Byte getSize();
Instruction();
virtual void execute(CPU&)
throw(Halt, ErrorMsg) = 0; Byte getLength();
void setLength(Byte);
6

5 *
5 #

5 5
5 F
7 #
!
5 / 0
5
- ) 6

9
7 )

:
5

/ 1 %0
" !
,

)
# )

5 !" C * #
"

!" 9 !" ! # 5

1
9

*

- * )

! ;
; - ! ! .
* AD ; ;

E
"
C
)

$'4(
-
.

! /0
/
5GG0 )

< 7

#$% & ''( .

ProcessorSimulator
Proc8088Simulator
Proc8088Simulator(char*); // Load program from file
int runSim();
CPU
BIU
Bus
Memory
CPU(BIU*);
BIU(Bus*);
Bus(Memory*);
Word getFlags();
Memory(char *);
BIU8Bit

BIU8Bit(Bus8Bit*);

Bus8Bit
Bus8Bit(Memory*);
Register<Content>
Content read();
Address
Word
DataStore
Byte
Byte read(Address);
void write(Address, Byte);
CodeStore
Instruction* read(Address);
void write(Address, Instruction*);
'6

&+&&

-

)

7 / 0

.

&+
&, C

5
&+
&, *

!
&+&& )
'
-

)
$ 5 5
&
CodeStore
Instruction
Instruction();
virtual void execute(CPU&) throw(Halt, ErrorMsg) = 0;
Byte getLength();
ZeroOpInst
OneOpInst
TwoOpInst
ZeroOpInst();
OneOpInst(Operand *);
TwoOpInst(Operand *, Operand *);
...
...
Ret
Ret();
void execute(CPU&) throw(Halt,ErrorMsg);
...
Jmp
Add
Jmp(Operand *);
Add(Operand *, Operand *);

Operand
virtual Address getEffectiveAddress(CPU&) throw(ErrorMsg) = 0;
Byte getSize();
MemOp
RegOp
ImmOp
MemOp(Memory *, Address, Byte&, Byte);
RegOp(Memory *, Address, Byte);
ImmOp(Memory *, Address, Byte, Byte);
Word read(CPU&);
RegOp(registerName);
Word read(CPU&);
ImmOp(Word);
Word read(CPU&);
void write(CPU&, Word) throw(ErrorMsg);

Address getEffectiveAddress(CPU&) throw(ErrorMsg);


26 5 1 &+&&

! &+&&
9F&9 9&9
*
.
" 5
/ 0
B
7 * # 5
2 &+&& <
8
Cpu
Biu
Bus
Memory
CodeStore
IP
Inst
go();
read();
addr
fetchInstruction(addr);
readInstruction(addr);
read(addr);
Inst*
if Inst* == NULL?
decodeInstruction(addr);
forever
Inst*
Inst*
Inst*
Inst*
read();
addr
getLength();
len
write(addr+len);
execute(Cpu&);
%6 - B <

1 5
5 !" !
&+&&

# C
%" " 5 !"
&+&& 6
% 4
%
)
&+&&
E E
)
"
+
ADD
DestOperand
SourceOperand
Cpu
FLAGS
execute(Cpu&);
read(Cpu&);
destOp
read(Cpu&);
srcOp
getFlags();
read();
flags
flags
setFlags(newFlags);
write(newFlags);
write(CPU&, destOp+srcOp);
46 - B

"BB
/ 5GG0 "
)

&+&& ?

*
7
1 / %" 0
*

7

) )

) !
C

!
- 4+H

I
ProcessorSimulator
Proc8088Simulator

int runSim();
Proc8086Simulator
CPU
BIU
CPU(BIU*);
Word getFlags();
Bus
Memory
Memory(char *);
BIU(Bus*);
Bus(Memory*);
BIU8Bit

BIU8Bit(Bus8Bit*);

Bus8Bit
Bus8Bit(Memory*);
Register<Content>
BIU16Bit
Content read();
Bus16Bit
BIU16Bit(Bus16Bit*);
Bus16Bit(Memory*);
Address
Word
DataStore
Byte
Byte read(Address);
CodeStore
,6 ! &+&,

7
4 > ?
7
. #

.
&+&&
&+&, I
* &+&, &+&&

'
5

$ ,

&+&,
7 &+&& &+&, < ,)
)

) 1 5
5 5 & 5 &

5 & 5 9 ,9 5 9F
5 9
1 ,
7 &
5 & 5 '
() 5 ) *
5 5 & )
5 &
5
'
() ? !

&+&& &+&, .

&+'&,
!
" #$
"

E
)

"
3 )
5 )+ 5
5 +
5 )+ 5 )+
)+ 5 5
"
" ("

! &+&&
Proc8088Simulator
ProcessorSimulator
Proc8086Simulator

int runSim();
DebuggingSimulator
DebuggingSimulator(char*); // Load program from file
void debug();
CPU
BIU
CPU(BIU*);
Word getFlags();
Bus
Memory
Memory(char *);
BIU(Bus*);
Bus(Memory*);
BIU8Bit

BIU8Bit(Bus8Bit*);

Bus8Bit
Bus8Bit(Memory*);
Register<Content>
BIU16Bit
Content read();
DebuggingCPU
Bus16Bit
BIU16Bit(Bus16Bit*);
Bus16Bit(Memory*);
DebuggingCPU(BIU*);
void debug();
void trace();
void printRegs();
void dumpMemory();
void help();
Address
Word
DataStore
Byte
Byte read(Address);
CodeStore
36 "
CodeStore
Instruction
Instruction();
Byte getLength();
virtual void print() = 0;
virtual void printMnemonic() = 0;
ZeroOpInst
OneOpInst
TwoOpInst
ZeroOpInst();
OneOpInst(Operand *);
TwoOpInst(Operand *, Operand *);

void print();
void print();
...
void print();
...
Ret
...
Jmp
Add
Ret();
Jmp(Operand *);
Add(Operand *, Operand *);

void printMnemonic();
Operand
virtual Address getEffectiveAddress(CPU&) throw(ErrorMsg) = 0;
Byte getSize();
virtual void print() = 0;
MemOp
MemOp(Memory *, Address, Byte&, Byte);
RegOp
ImmOp
RegOp(Memory *, Address, Byte);

RegOp(registerName);
Word read(CPU&);
ImmOp(Memory *, Address, Byte, Byte);

ImmOp(Word);
Word read(CPU&);
void print();
void print();
void print();
Word read(CPU&);
&6 :!
& " 5 " 5

5 !" "
"

5
5 )+
!

5;F "

!
1 2 % &+
&,

. *

!

*

.
&+&, :;1) * $%(
1 1

" 1 1
5$ 4(
1 1 6

2++

$%(

) .

*

- 5 ! *

7> *

7 &+&,

5 ;5 &+&, &+&,
. " ."1:$',(
5-: ! " 5-: !
!
5-: !
,

!!"

&
$## %
%# #
"""

"%#

$

"
!!
$!
"
"

&
$%$
$%%
!

&
# #!
!

""
$

# $
"%
"#"
!#

"

#
"

%
!
$

"!#$
"$
&
" #
&
"""

%#
#
"%

$
!$!
$$
#
!$
#
!
!
#

%!!
86 ; @ 1 +

7 >

C

) 1 1 1 1 5
7

"
J '+++ 22 :# ;
1 '4

8
!
3
8 #

!

!

;) 22
/ 0
8 ++ >
J $'8(> > !
, $' (>
$'8(>

$'8(> * - > C ,>

# $ ,(>
"

8 1 1

8

# ++++ / ++
++0
822,,3

32,+2+
? 7
7 ! %%%

%34 !

;) 22 ++2
" # 8
7
7 : 7
*
@15

7 #
&

++
'
2
% ,
4
,
3 -
& ,
8
+ "
"
!"#$
%

!

'4+,
' +2
'2++
''+2
'2 4
'233
'4 8
''3'
'2&2
'2%'
'22'

%

!

'++&+
3,8
43%&
43%4
& %8
&, &
82&+
&,8'
&2+
324,
,2&%

&+
448
,&4
',
3&%
3&2
3,8
&'2
3,&
3%
,83
6 1)

1

++
'
2
% ,
4
,
3 -
& ,
8
+ "
"
!"#$
%

8+,
%%%+
+''
++%
''&4
4'+
%2%
+88
&8
'&

%

'32
%34
++8
++%
4+,
4%%
'&2
+%,
442
24,

22'
2+
'%%
++
%4
'38
4+,
' 4
2%'
2 3
2+&
'6 1 1

1 1

!

* 7
@15

' <
! '
5

7 @15
515

;

1 1

"
# $
: 5 * K

$3( ?
# )
)

F

:

$2 ' '% '3(

'+
" 5
!

5 $, +( $4 3 '+ '3(

" $8
% 3( &+

&,
1 1

&, F)
. 1 1
$%( 1 1
&, I
=
&, 1 1)-1
"
. 1 1
&,
F 1 1
&, 1)-1

! " / I
1 0 $ (

1 1 <

7
&
#
. &+

&,
.
!
1 1

$%(

"

! 7
'
#
$ ( " B 9 ; - 88,
$'( 9 L @ I - !

&
48M3+ L 88'

$2( @ 9* 1 ' ())* + ,!- .
L 88+
$%( B 9 : " 1 9 C 6
@ 8,) 2+& . F L 88,
$4( 5 5 B F C I " )
)
&/ 0#) - 8&8
$,( 5 : C K I . C ! ."
., : 8&,
$3( 9 5 * B K 16 " )
! ())1
/." !2"%3!. . "
" .

88%
$&( 5
4 5

" ; ! 88,
$8( BB : :? 6!"7 6 "

(*( 4 8&3
$ +( @ : . 9 5 C
%

. 4/'0 8&&
$
( ; B J .?C / 0 "* N
6==
. . .
$ '( L B ; . 8 4
7 % 9 9
! : K 1 882 "
" L @ I
$ 2( L B ; . / 7 / : / : K)
1 88, "
B6 " " @156 &+
&,
$ %( 1 1. O '+ F?P . . . 6==
$ 4( 9 . K B : @ % .
83&
& ;) 1 1
$ ,( : I C C @ : C . # * )

. / &

,2M3% " 88
$ 3( L :I B-1C:F . . . 6===. =
$ &( 9 " :
. ,'4M,2 B 882

()); '
$ 8( ? 1 : 7 !<" " / /
&7 / &= +

; C 5 7 ? L 88'
$'+( 5 : :6 " =23+
/." !2 &/, ()#>

!
! %?
L 8&3
$' ( :: -@@"? 5;F &9 & &
83'
$''( : L ; ; &&
,2M ,& 88'
+ @15
''

! ." .,
$'2( "L 1 5 /." .

%/20 8&'

/." !2 &/, ())@ .
& 4
! L 88'
$'%( @* 1Q B 6 "
$'4( B " 1 * 9 " :

())$ ' . B 88,
$',( C * '/ " (*7 '9 /
!<"

. . 8&4
$'3( L C O @ L :?6 " ) )

! ' =
" /

A
. %

'+ M'+3 L 88%
$'&( L .* " /
$'8( : . .

! 88,
L . ? R* 8&8
. "). ; 5
'2
''
(

)

JMP
SourceOperand
CPU
IP
execute(Cpu&);
read(Cpu&);
offset
readReg(IP);
read();
addr
addr
writeReg(IP, addr+offset);
write(addr+offset);
+6 - B

L:;
'%
PUSH
Cpu
SP
SourceOperand
Biu
Bus
Memory
DataStore
execute(Cpu&);
readReg(SP);
read();
addr
addr
writeReg(SP,addr-2);
write(addr-2);
read(CPU&);
dataWord
storeDataWord(addr-2, dataWord);
storeDataWord(addr-2, dataWord);
storeDataByte(addr-1, highByte);
writeDataByte(addr-1, highByte);
write(addr-1, highByte);
storeDataByte(addr-2, lowByte);
writeDataByte(addr-2, lowByte);
write(addr-2, lowByte);

6 - B

;F1
'4
RegOp
CPU
AX
write(Cpu&, value);
writeReg(AX, value);
write(value);
'6 - B

"P
MemOp
Cpu
BX
Biu
Bus
Memory
DataStore
read(Cpu&);
readReg(BX);
read();
addr
addr
fetchDataWord(addr);
fetchDataWord(addr);
fetchDataByte(addr+1);
readDataByte(addr+1);
read(addr+1);
highByte
highByte
highByte
fetchDataByte(addr);
readDataByte(addr);
read(addr);
lowByte
lowByte
lowByte
fullWord
fullWord
fullWord
26 - B ,

$9P(
',
DebuggingCpu
Biu
Bus
Memory
CodeStore
trace();
read();
addr
readInstruction(addr);
read(addr);
Inst*
if Inst* == NULL?
decodeInstruction(addr);
Inst*
Inst*
Inst*
Inst*
read();
addr
getLength();
len
write(addr+len);
execute(Cpu&);
%6 - B
'3
IP
Inst
46 F
'&

Paper

Uploaded by

Document Information

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

Paper

Uploaded by

Copyright:

Available Formats

 

1                 

         

    " 1  1         5$ 4(  

       *  &+

 83&    &+&,   

     

-                          

void storeInstruction(Address, Instruction*);

void storeInstruction(Address, Instruction*);

void storeDataByte(Address, Byte);

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

void storeInstruction(Address, Instruction*);

virtual Word read(CPU&) = 0;

  6          

ProcessorSimulator(char*); // Load program from file

Proc8088Simulator(char*); // Load program from file

void storeInstruction(Address, Instruction*);

void storeInstruction(Address, Instruction*);

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

int go(); //Start fetch and execute cycle

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

  '6  

   

   

TwoOpInst(Operand *, Operand *);

virtual void execute(CPU&) throw(Halt, ErrorMsg) = 0;

virtual void execute(CPU&) throw(Halt, ErrorMsg) = 0;

virtual void execute(CPU&) throw(Halt, ErrorMsg) = 0;

Add(Operand *, Operand *);

MemOp(Memory *, Address, Byte&, Byte);

RegOp(Memory *, Address, Byte);

ImmOp(Memory *, Address, Byte, Byte);

void write(CPU&, Word) throw(ErrorMsg);

void write(CPU&, Word) throw(ErrorMsg);

void write(CPU&, Word) throw(ErrorMsg);

  26 5 1     &+&&    

  %6 -    B      <   

  46 -    B  

ProcessorSimulator(char*); // Load program from file

Proc8088Simulator(char*); // Load program from file

void storeInstruction(Address, Instruction*);

void storeInstruction(Address, Instruction*);

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

int go(); //Start fetch and execute cycle

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

void storeDataWord(Address, Word);

void storeDataWord(Address, Word);

  ,6        !   &+&, 

    

     5  

  " #$   

"     ( "    

ProcessorSimulator(char*); // Load program from file

Proc8086Simulator(char*); // Load program from file

void storeInstruction(Address, Instruction*);

void storeInstruction(Address, Instruction*);

void storeDataByte(Address, Byte);

void storeDataWord(Address, Word);

1

" 1 1 5$ 4(

* &+

83& &+&,

-

6

'6

TwoOpInst(Operand , Operand );

Add(Operand , Operand );

26 5 1 &+&&

%6 - B <

46 - B

,6 ! &+&,

5

" #$

" ("

36 "

TwoOpInst(Operand , Operand );

Add(Operand , Operand );

86 ; @ 1 +

C

8 #

$'8(> * - > C ,>

"

8

6 1)

'6 1 1

1 1

# $

% 3( &+

1 1

1 0 $ (

. &+

4 5

$8( BB : :? 6!"7 6 "

& ;) 1 1

$ ,( : I C C @ : C . # * )

$ 8( ? 1 : 7 !<" " / /

&7 / &= +

$'2( "L 1 5 /." .

L . ? R* 8&8

. "). ; 5

+6 - B

6 - B

'6 - B

26 - B ,

%6 - B

46 F