林政偉 D0041160 CIEE107 Lab01

:
:D0041160
:
:2012 3 1
.
(1) IC
(2)
(3) multisim
(4)
.
(1)
(2)
(3)
(4)
(5)
(6)
AND 0 0(/)
OR 1 1()
NOT()
NANDAND NOT
NOROR NOT
[](DeMorgans Theorem)
.
(1) AND (7408)
Input: J1=1
J2=1
Output : X1=1
Input: J1=1
Output : X1=0
Input: J1=0
J2=1
Output : X1=0
J2=0
Input: J1=0
Output : X1=0
J2=0
(2) OR (7432)
Input: J1=1
J2=1
Output : X1=1
Input: J1=1
Output : X1=1
Input: J1=0
J2=1
Output : X1=1
J2=0
Input: J1=0
Output : X1=0
J2=0
(3) NOT (7404)
Input: J1=1
J2=1
Output : X1=0
Input: J1=1
Output : X1=1
Input: J1=0
J2=1
Output : X1=1
J2=0
Input: J1=0
Output : X1=1
J2=0
(4)NAND (7400)
Input: J1=1
J2=1
Output : X1=0
Input: J1=1
Output : X1=1
Input: J1=0
J2=1
Output : X1=1
J2=0
Input: J1=0
Output : X1=1
J2=0
(5)NOR (7402)
Input: J1=1
J2=1
Output : X1=0
Input: J1=1
Output : X1=0
Input: J1=0
J2=1
Output : X1=0
J2=0
Input: J1=0
Output : X1=1
J2=0
.
(1) AND (7408)
Input J1
1
0
1
0
Input J2
1
1
0
0
Output X1
1
0
0
0
Input J2
1
1
0
0
Output X1
1
1
1
0
Input J2
1
1
0
0
Output X1
0
1
1
1
Input J2
1
1
0
0
Output X1
0
1
1
1
Input J2
1
1
0
0
Output X1
0
0
0
1
(2) OR (7432)
Input J1
1
0
1
0
(3) NOT (7404)

Input J1
1
0
1
0
(4)NAND (7400)
Input J1
1
0
1
0
(5)NOR (7402)
Input J1
1
0
1
0
.
,
., 1 0.,
,,
., 1 0,
,.
.
7400NAND 7432OR .
,,,
,,
..
.

林政偉 D0041160 CIEE107 Lab01

Uploaded by

Document Information

Original Title

Copyright

Available Formats

Share this document

Share or Embed Document

Sharing Options

Did you find this document useful?

Is this content inappropriate?

Copyright:

Available Formats

林政偉 D0041160 CIEE107 Lab01

Uploaded by

Copyright:

Available Formats

:

(3) NOT (7404)

(3) NOT (7404)

You might also like