Scribd Logo
Upload

Welcome to Scribd!

  • 2010-0013. A Synchronous FSM - Verilog - Wakerly Chapter - 07

    Uploaded by

    slader07
    34 views29 pages
    This document discusses asynchronous and synchronous finite state machines (FSMs) and their implementation in Verilog. It covers topics like Moore and Mealy output definitions, test vectors, flip-flops, clock generation, reset types, pipelined outputs, encoding styles, and test benches. Examples of state machines and counting logic are provided along with relevant Verilog code.

    Original Description:

    Original Title

    2010-0013. A Synchronous FSM . Verilog - Wakerly Chapter_07 (1)

    Copyright

    © Attribution Non-Commercial (BY-NC)

    Available Formats

    PPT, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    This document discusses asynchronous and synchronous finite state machines (FSMs) and their implementation in Verilog. It covers topics like Moore and Mealy output definitions, test vectors, flip-flops, clock generation, reset types, pipelined outputs, encoding styles, and test benches. Examples of state machines and counting logic are provided along with relevant Verilog code.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    34 views29 pages

    2010-0013. A Synchronous FSM - Verilog - Wakerly Chapter - 07

    Uploaded by

    slader07
    This document discusses asynchronous and synchronous finite state machines (FSMs) and their implementation in Verilog. It covers topics like Moore and Mealy output definitions, test vectors, flip-flops, clock generation, reset types, pipelined outputs, encoding styles, and test benches. Examples of state machines and counting logic are provided along with relevant Verilog code.

    Copyright:

    Attribution Non-Commercial (BY-NC)
    Download as PPT, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 29

    Asynchronous FSMs and Verilog

    PLD registered output

    Outputs selection capability in CPLD

    State Machine with Moore output

    State Machine with Embedded Mealy output definitions (7.28)

    Table 7.29. FSM with pipelined output definitions

    Test Vectors

    Test Vectors continued

    Table for example state machine

    FFs in libraries

    Behavioral Verilog for DFF

    Verilog for D FF

    Verilog for D FF

    Clock generation within a test bench

    Moore FSM implied by Verilog coding style

    Table for example FSM

    Table 7.58. Verilog Program for FSM example

    Synchronous and Asynchronous reset for FSMs in Verilog

    Verilog code for pipelined output

    Verilog FSM with pipelined outputs

    Table 7.61. Simplified Verilog FSM design

    Table 7.62. Alternative Verilog for ones-counting machine

    Ones-Counting Machine

    Fastest and smallest Verilog counting logic for ones-counting machine

    Memory for lock machine

    Explicit FF instantiation in Verilog

    One-Hot encoding

    Table 7.68. Test Bench for FSM of Table 7.58 (with synchronous reset added) or Table 7.60, 7.61, 7.66 or 7.57

    SR latch

    You might also like