Design of Low Power Column Bypass Multiplier using FPGA

AIM: The main aim of the project is to design and implement Design of Low Power Column Bypass Multiplier using FPGA. AB !"AC!: It is well known that multipliers consume most of the power in DSP computations. Hence, it is very important for modern DSP systems to develop low power multipliers to reduce the power dissipation.. In this paper, we presents low power !olumn "ypass multiplier design methodology that inserts more num"er of #eros in the multiplicand there"y reducing the num"er of switching activities as well as power consumption. The switching activity of the component used in the design depends on the input "it coefficient. This means if the input "it coefficient is #ero, corresponding row or column of adders need not "e activated. If multiplicand contains more #eros, higher power reduction can "e achieved. To reduce the switching activity is to shut down the idle part of the circuit, which is not in operating condition. $se of look up ta"le is an added feature to this design. %urther low power adder structure reduces the switching activity. %le&i"ility is another critical re'uirement that mandates the use of programma"le components like %P()s in such devices.

Propose# met$o#:

V.Mallikarjuna (Project manager)

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &

In this paper we can replace the adder with *+, and -+, compressor. )nd modify this multiplier with pipeline architecture. .hich will reduce the area , power and delay BL%C& DIAG"AM:

%ig+ ) */* multiplier structure.

!%%L : 0ilin& 1.,IS2, 3odelsim 4.*c. APPLICA!I%' AD(A'!AG) :

V.Mallikarjuna (Project manager) Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

 In this paper we have presented a new methodology for designing of low power parallel multiplier with reduced switching. !ompared with the row "ypassing or array multipliers, we can prove that our proposed low power multiplier achieves higher power reduction with lower hardware overhead. ")F)")'C) : 5scal T. !. !hen, Sandy .ang, and 6i .en .u, .3inimi#ation of Switching )ctivities of Partial Products for Designing 7ow Power 3ultipliers., IEEE Transactions on VLSI Systems, vol. 88, no. -. 9ajendra 3. Patrikar, :. 3urali, 7i 2r Ping, .Thermal distri"ution calculations for "lock level placement in em"edded systems., Microelectronics Reliability **;,<<*= 8,1 8-* Hichem >elhadj, >ehroo# ?ahiri, )l"ert Tai .Power sensitive design techni'ues on %P() devices, Proceedings of International conference on IC Taipai. ). .u, .High performance adder cell for low power pipelined multiplier , in Proc. IEEE Int. Symp. on Circuits and Systems, vol. *, pp. @A 4<. S. Hong, S. :im, 3.!. Papaefthymiou, and ..2.Stark, .7ow power parallel multiplier design for DSP applications through coefficient optimi#ation , in Proc. of T elft! "nnual IEEE Int. "SIC#S$C onf., pp. ,B4 ,1<.

V.Mallikarjuna (Project manager)

ISO: 9001- 2008 CERTIFIED COMPANY

Na'()r

Mobile No: +91-8297578555. Branch !: "#$ ra%a$ &