Professional Documents
Culture Documents
Van-Cuong NGUYEN
Faculty of Electronics&
Telecommunications
DANANG University of
Technology,Vietnam
ngvancuong2000@gmail.com
INTRODUCTION
B
0
Thang-Dong TRAN LE
Center of Electrical
Engineering
DUYTAN University,
Danang, Vietnam
tranthangdong@duytan.edu.vn
I.
Trong-Tuan NGUYEN
Danang, Center of IC
(CENTIC) - Vietnam
tuannt@centic.vn
36
6B
B
1
A. Current Researches
AES algorithm has received significant interest over the
past decade due to its performance and security level. Both
ASIC and FPGA have been used for implementing AES.
However, because of the advantages of the fast time to market,
low design cost and reusability, FPGA has been becoming the
modern trend for embedded system demands. Most of the
published AES hardware designs focused on high speed, low
area occupancy and high throughput for implementation in
FPGAs. For example, Singh and Mehra [3] researched an
FPGA-based high-speed and area-efficient AES encryption for
data security using a fully pipelined design. The operational
frequency can be up to 347.6 MHz and the throughput can be
up to 44.5 Gbps. Nalini Iyer [4] exploited functional block
resource sharing between encryption, decryption as well as onthe-fly key scheduler generation. They proposed two
architectures: (1) Iterative architecture is optimized for area
with frequency and hardware efficiency at the values of 188
MHz and 0.09 Mbps/slices, respectively. (2) Pipeline
architecture is optimized for speed with frequency and
hardware efficiency at the values of 373 MHz and 3.8
Mbps/slices, respectively. Yulin Zhang [5] used the BRAM to
store the S-box values and exploited two kinds of BRAM: one
for round of transformation, the other for key expansion. By
combining the operations in a single round, the critical delay is
reduced. The clock frequency can be up to 271.15 MHz and the
throughput can be up to 34.7 Gbps. Chih-Peng Fan [6] also
proposed two architectures: (1) Sequential architecture with
frequency and throughput up to 75.3 MHz and 0.876 Gbps,
respectively. (2) Fully pipeline architecture with frequency and
throughput up to 222.2 MHz and 28.4 Gbps, respectively.
In addition, some ASIC implementations have been
reported in the literature. For example, Hodjat [7] developed a
3.84 Gbps AES crypto coprocessor with modes of operation
based on a 0.18 m CMOS technology. Their design features a
128-bit data-path and encrypts a block of data in 11 clock
cycles. A completely different design approach is necessary
when optimizing AES hardware for low power consumption or
B
5
37
III.
38
Fig. 6. The Current and Dynamic Power are measured by Digilent Adept tool.
(b) All clock signals of keys 128, 192 and 256 are activated
Fig. 7. The captured signals are displayed and analyzedby using the
ChipScope Pro Analyzer tool.
1T
1T
39
0.01091
0.01190
1T
T
1
TABLE II: THE CURRENT AND DYNAMIC POWER COMPARISON BETWEEN TWO CASES
Case 1: is the case of without using our proposed
power aware technique
Mode
Encode
Decode
IDLE
Encode
Decode
IDLE
Current
(mA)
Power (mW)
Mode
261.4
260.6
195
185.2
185.8
170
314.1
312.9
234
222.3
223.2
204
Current
(mA)
Power (mW)
Mode
260.4
257.9
195
201.6
200.4
170
312.6
309.3
234
242.2
240.6
204
Current
(mA)
Power (mW)
253.8
251.2
195
192.6
196.4
170
304.8
302.1
234
231.6
236.1
204
192
256
Paper
Technology
[15]
[16]
Stratix II
Virtex 4vf100
[17]
[18]
Our design
Virtex 2 PRO
Virtex-II
XC2V1000
Spartan6-LX45
DOR
DOR + K
40
Option 1
Option 2
Case1*
Case2**
Clock Frequency
(MHz)
100
100
Power (mW)
301
283
768.06
778.84
885
1130
313.5
222.75
Max
Frequency(MHz)
475
N/A
26.88
27.32
111
90
134.7
160.253
Throughput (Gbps)
0.617
N/A
0.3441
0.3497
0.267
0.267
1.327
1.578
Area (Slices)
N/A
2856
2448
2439
452
1226
2990
2942
Hardware efficiency
(Mbps/slices)
N/A
N/A
0.1406
0.1434
0.59
0.218
0.444
0.536
Power efficiency
(Mbps/mW)
2.05
N/A
0.448
0.449
0.302
0.236
4.233
7.084
Latency (Clock
N/A
cycles)
*without using our proposed power aware technique
**using our proposed power aware technique
25
N/A
25
N/A
N/A
[8]
[9]
CONCLUSION
B
4
[10]
[11]
[12]
[13]
REFERENCES
B
9
[1]
[2]
[3]
[4]
[5]
[6]
[7]
[14]
NIST,Advancedencryptionstandard(AES),Nov.20
KWWSFVUFQLVWJRYSXEOLFDWLRQVSVSVSV-197.pdf
NIST,Dataencryptionstandard(DES),Oct.1999,
KWWSFVUFQLVWJRYSXEOLFDWLRQVSVSV-SV-3.pdf
G. Singh, R. Mehra, FPGA Based High Speed and Area Efficient
AES Encryption For Data Security, International Journal of
Research and Innovation in Computer Engineering, vol. 1, no. 2, pp.
53-56, Feb. 2011.
Nalini Iyer, P.V. Anandmohan, D.V. Poornaiah, and V.D. Kulkarni
Efficient Hardware Architectures for AES on FPGA CIIT 2011,
CCIS 250, pp. 249257,Springer-Verlag Berlin Heidelberg 2011.
Yulin Zhang, Xinggang Wang, Pipelined Implementation of AES
Encryption Based on FPGA, Information Theory and Information
Security (ICITIS),pp. 170-173, Dec. 2010.
Chih-Peng Fan and Jun-Kui Hwang FPGA implementations of high
throughput sequential and fully pipelined AES algorithm ,
International Journal of Electrical Engineering, Vol15, No.6, pp. 447455, 2008.
Hodjat, D. D. Hwang, B.-C. Lai, K. Tiri, and I. M. Verbauwhede, A
3.84 Gbits/s AES crypto coprocessor with modes of operation in a
[15]
[16]
[17]
[18]
41
100
13