[1] Mitra, S. K. (2006), Digital signal processing: A computer based approach.

3
rd edition. New York, NY: The McGraw-Hill.
[2] Jovanovic-Dolecek, G.(2002), Introduction to multirate systems, Idea Group P
ublishing.
[3] Oppenheim, A. V., & Schafer, R. W. (1989), Discrete-time signal processing,
3rd edition. London: Prentice-Hall International.
[4] Maloberti F. (2007), Data Converters, 1st edition, Springer International Ed
ition.
[5] Hogenauer, E. (1981). An economical Class of Digital Filters for Decimation a
nd Interpolacion , IEEE Transactions Acoustic, Speech and Signal Processing, Vol.A
SSP-29, (Apr.1981), pp.155-162.
[6] Meyer-Baese U. (2007), Digital Signal Processing with Field Programmable Gat
e Arrays, 3rd edition, Springer International Edition.
[7] Laddomada, M. (2007b), Comb-Based Decimation Filters for S? A/D Converters: N
ovel Schemes and Comparisons , IEEE Transactions on Signal Processing, vol.55, No.
5, Part 1, pp 1769-1779.
[8] Shahana T. K., Rekha K. (2007), Polyphase Implementation of Non-recursive Com
b Decimators for Digma-Delta A/D Converters , Electron Devices and Solid State Cir
cuits. IEEE Conference, Issue 20-22 Dec. 2007, pp. 825-828.
[9] M. Abbas, O. Gustafsson, and L. Wanhammar, (2010) "Power Estimation of Recur
sive and Non-Recursive CIC Filters Implemented in Deep-Submicron Technology," IE
EE Int. Conf. Green Circuits Syst., Shanghai, China, June 21-23, 2010.
[10] Kim, S., et al., (2006), Design of CIC Roll-off Compensation Filter in a W-C
DMA Digital Receiver , Digital Signal Processing, (Elsevier), Vol. 16, No.6, (Nove
mber 2006), pp.846-854.
Referencias
Pgina 129
[11] Yeung, K. S. & Chan, S. S. (2004), The Design and Multiplier-less Realizatio
n of Software Radio Receivers with Reduced System Delay , IEEE Transactions on Cir
cuits and Systems-1: Regular papers, Vol.51, No.12, (December 2004), pp.2444-245
9.
[12] Jovanovic Dolecek, G. & Mitra, S. K. (2008), Simple Method For Compensation
of CIC Decimation Filter , Electronics Letters, vol.44, No.19, (Sempember 11, 2008
), pp . 1270-1272.
[13] Lo Presti, L. (2000), Efficient modified-sinc filters for sigma-delta A/D co
nverters , IEEE Trans. Circuits Syst. II, Analog and Digital Signal Processing, vo
l.47, No.11, pp 1204-1213.
[14] Jovanovic Dolecek G. and Laddomadda M. (2010), An Economical Class of DroopC
ompensated Generalized Comb Filters: Analysis and Design , IEEE Transactions on Ci
rcuits and Systems II: Express Brief, Vol.51, Issue 4, pp.275-279.
[15] Jovanovic Dolecek, G. (2010a), Simplified Rotated SINC (RS) Filter for Sigma
-Delta A/D Conversion , Proceedings of International Conference on green Circuits
and Systems ICGCS 2010, Shangai, China, (June 21-23 2010), pp.283-288.
[16] Kwentus A. & Willson, Jr. A, (1997), Application of Filter Sharpening to Cas
caded Integrator-Comb Decimation Filters , IEEE Transactions on Signal Processing,
Vol.45, No.2, (February 1997), pp.457-467.
[17] Kaiser, F. & Hamming, R.W. (1977), Sharpening the Response of a Symmetric No
nrecursive Filter by Multiple Use of the Same Filter , IEEE Transactions Acoustic,
Speech and Signal Processing, Vol. 25, No. 5, (October 1977), pp. 415-422.
[18] G. Jovanovic Dolecek and S. K. Mitra, Two-Stage CIC Based Decimator with Imp
roved Characteristics IET Signal Processing, February 2010, vol.4, Issue 1, pp.22
-29.
[19] Saramki T., & Ritoniemi, T. (1997), A modified comb filter structure for deci
mation , Proc. IEEE International Symp. Circuits and Systems ISCAS, pp. 23532356.
Referencias
Pgina 130
[20] Abu-Al-Saud, W.A. & Stuber, G.L. (2006) Efficient sample rate conversion for
software radio systems . IEEE Transactions on Signal Processing, vol.54, No.3, pp
. 932
939.
[21] Laddomada, M., & Mondin, M. (2004), Decimation schemes for S? A/D converters

based on Kaiser and Hamming sharpened filters , IEE Proceedings - Vision, Image a
nd Signal Processing, vol.151, No.5, pp. 287-296.
[22] Stephen, G., & Stewart, R.W. (2004), High-speed sharpening of decimating CIC
filter , Electronics Letters, vol.40, No.21, pp. 1383-1384.
[23] S. Brown and Z. Vranesic, Fundamentals of Digital Logic with VHDL design, M
c Graw Hill, USA, 2005.
[24] K. Chang, Digital Systems Design with VHDL and Synthesis: An Integrated App
roach. USA, IEEE Computer Society, 1999.
[25] J. P. Deschamps, G. J. A. Bioul and G. D. Sutter, Synthesis of Arithmetic C
ircuits: FPGA, ASIC and Embedded Systems, John Wiley & Sons, USA, 2006.
[26] A. Bartolo, B. D. Clymer, R. C. Burgess and J. P. Turnbull, An efficient met
hod of FIR filtering based on impulse response rounding, IEEE Transactions on Sig
nal Processing, vol. 46, No. 8, August 1998, pp. 2243 2248.
[27] Hartley RI (1996), Subexpression sharing in filters using canonic signed dig
it multipliers , IEEE Trans. Circuits Syst. II, vol.43, No.10, pp.677 688.
[28] Park I-C and Kang H-J (2002), Digital filter synthesis based on an algorithm
to generate all minimal signed digit representations , IEEE Trans. Computer-Aided
Design vol.21, No.12: pp. 1525 1529.
[29] Dempster AG and Macleod MD (2004), Digital filter design using subexpression
eliminiation and all signed-digit representations , Proc. IEEE Int. Symp. on Circ
uits and Systems 3: pp. 169 172.
Referencias
Pgina 131
[30] Yao C-Y, Chen H-H, Lin T-F, Chien C-J and Hsu C-T (2004), A novel common sub
expression elimination method for synthesizing fixed-point FIR filters , IEEE Tran
s. Circuits Syst. I, vol.51, No.11, pp. 2215 2221.
[31] Macleod MD and Dempster AG (2005), Multiplierless FIR filter design algorith
ms , IEEE Signal Processing Lett, vol.12, No.3, pp. 186 189.
[32] Wang Y and Roy K (2005), CSDC: A new complexity reduction technique for mult
iplierless implementation of digital FIR filters , IEEE Trans. Circuits Syst. I, v
ol.52, No.9, pp.1845 1853.
[33] Flores P, Monteiro J and Costa E. (2005), An exact algorithm for the maximal
sharing of partial terms in multiple constant multiplications , Proc. IEEE Intl.
Conf. ComputerAided Design, San Jose, CA, pp. 13 16, Nov. 6 10
[34] Aboushady, H. et al. (2001), Efficient Polyphase Decomposition of Comb Deci
mation Filters in Sigma Delta Analog-to Digital Converters , IEEE Transactions on
Circuits and Systems II, Vol.48, No.10, pp.898-905, (October 2001).
[35] Martin K. (2000), Digital Integrated Circuit Design, New edition, Oxford Un
iversity Press.
[36] Weste N., Harris D. and Banerjee A., CMOS VLSI Design, 3rd edition, Pearson
International Edition, 2005.