module 4_bitfuladdr(a,b,sum,carry

);
input [3:0]a,b;
output [3:0]sum;
output carry;
assign {sum,carry}=a+b+1;
endmodule