0 | Page

PLATE
NUMBER
1

1 | Page

PLATE#1 : Functions and Logic Circuits

Problem:
Construct a logic circuit of the given function. Give the truth table.
F= XYZ + YZ + XY
Truth Table:
X

XYZ

YZ

XY

Circuit Diagram:

Simulation:

2 | Page

3 | Page

PLATE
NUMBER
2

4 | Page

PLATE#2 : Boolean Algebra

Name: Genrick Son R. Carcedo
05,2016

July

Problem:
The president of the company and 3 assistants are voting on
whether to accept the contract. If the president votes for it, then 2
votes ( including the presidents) are enough; but if the president votes
no , all 3 assistants must vote yes in order for the contracted to be
accepted.
Truth Table:
A
President
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1

B
Assistant A
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1

C
Assistant B
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1

D
Assistant C
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

E
Output
0
0
0
0
0
0
0
1
0
1
1
1
1
1
1
1

Solution for simplification:

F=ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABCD+ABC
D
Soln:
F = [ABCD + ABCD] + ABCD+ABCD+ABCD+ABCD+ABCD+
ABCD
F = BCD[A + A] + ABCD+ABCD+ABCD+ABCD+ABCD+ ABCD
5 | Page

F = BCD + ABCD+[ABCD+ABCD]+ABCD+ABCD+ ABCD

F = BCD + ABCD+ABC [D+D]+ABCD+ABCD+ ABCD
F = BCD + ABCD+ABC +ABCD+ABCD+ ABCD
F = BCD + ABC + ABCD +[ABCD+ [ABCD + ABCD]
F = BCD + ABC + ABCD +ABCD+ACD [B + B]
F = BCD + ABC + ABCD +ABCD+ACD [B + B]
F = BCD + ABC + [ABCD +ABCD]+ACD
F = BCD + ABC + ACD[B +B]+ACD
F=BCD+ABC+ACD+ACD
By Consensus Theorem (XY+XZ + YZ )
F= BCD+ABC+ACD+ACD
= [BCD+ABD+ACD= BCD+ABD+AC]
F= BCD+ABD+AC + ABC
= [BDC+ AC + ABC= BDC + AC+ +
AB]
F= BDC + AC+ AB +ABD
By Absorption Theorem (X+XY=X(1+y))
F= BDC + AC+ AB +ABD
=AB+ABD
=AB+ABD+ABD
=AB+AD(B+B)
=AB+AD
F= BDC + AC + AB +AD
F=BDC + A(B+C+D) (used in breadboard)

Circuit:

Simulation:

6 | Page

7 | Page

PLATE
NUMBER
3

PLATE#3 : CJC BED BELL SYSTEM

Name: Genrick Son R. Carcedo
26,2016
Problem:
8 | Page

July

Make a program (using ladder diagram) that will simulate the

bell system of CJC BED. Observe the regular holiday, semestral break,
Christmas break and summer
Classes Starts : June 13,2016 October 28,2016
Semestral Break : October 29 , 2016 November 6, 2016
Second Semester : November 7,2016 December
Christmas Break : December 17 2016 January 2 , 2017
Intramurals : September 26 29,2016
Flag Ceremony
1st Period
2nd Period
Recess
3rd Period
4th Period
Dismissal
6th period
7th period
Recess
8th period
Dismissal
Simulation:

9 | Page

7:15
7:30
8:30
9:30
9:45
10:45
11:45
1:00
2:00
3:00
3:15
4:15

PLATE
NUMBER
4

Plate #4
Seven Segment Display(Common Cathode)
Name: Genrick Son R. Carcedo
Truth Table
10 | P a g e

0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15

A
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1

11 | P a g e

B
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1

C
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1

D
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

a
1
0
1
1
0
1
1
1
1
1
X
X
X
X
X
X

b
1
1
1
1
1
0
0
1
1
1
X
X
X
X
X
X

c
1
1
0
1
1
1
1
1
1
1
X
X
X
X
X
X

d
1
0
1
1
0
1
1
0
1
0
X
X
X
X
X
X

e
1
0
1
0
0
0
1
0
1
0
X
X
X
X
X
X

f
1
0
0
0
1
1
1
0
1
1
X
X
X
X
X
X

g
0
0
1
1
1
1
1
0
1
1
X
X
X
X
X
X

12 | P a g e

Simulation :

Here making the 7 segment display number 8 .

13 | P a g e

PLATE
NUMBER
5

Plate #5
3-bit Comparator
Name: Genrick Son R. Carcedo
14 | P a g e

August 9 2016

Truth Table for 3-bit Magnitude Comparator

A2
A3
B1
B2
B3
A=B
0
0
0
0
0
1
0
0
0
0
1
0

0.
1.

A1
0
0

A<B
0
1

A>B
0
0

2.

3.

4.

5.

6.

7.

8.

9.

10.

11.

12.

13.

14.

15.

16.

17.

18.

19.

20.

15 | P a g e

21.

22.

23.

24.

25.

26.

27.

28.

29.

30.

31.

32.

33.

34.

35.

36.

37.

38.

39.

40.

41.

42.

43.

16 | P a g e

44.

45.

46.

47.

48.

49.

50.

51.

52.

53.

54.

55.

56.

57.

58.

59.

60.

61.

62.

63.

17 | P a g e

Kmap:

000
001
011
010
100
101
111
110

000
1
0
0
0
0
0
0
0

001
0
1
0
0
0
0
0
0

011
0
0
1
0
0
0
0
0

A=B
010
0
0
0
1
0
0
0
0

100
0
0
0
0
1
0
0
0

101
0
0
0
0
0
1
0
0

111
0
0
0
0
0
0
1
0

110
0
0
0
0
0
0
0
1

A<B
010
1
1
0
0
0
0
0
0

100
1
1
1
1
0
0
0
0

101
1
1
1
1
1
0
0
0

111
1
1
1
1
1
1
0
1

110
1
1
1
1
1
1
0
0

F=BC EF + BCEF + BCEF +BCEF

000
001
011
010
100
101
111
110

000
0
0
0
0
0
0
0
0

001
1
0
0
0
0
0
0
0

011
1
1
0
0
0
0
0
0

F=ABC EF + AD + DE +BCDEF

18 | P a g e

000
001
011
010
100
101
111
110

A>B
000
001
011
010
100
101
111
0
0
0
0
0
0
0
1
0
0
0
0
0
0
1
0
0
1
0
0
0
1
1
0
0
0
0
0
1
1
1
1
0
0
0
1
1
1
1
1
0
0
1
1
1
1
1
1
0
1
1
1
1
1
1
0
F = AD +CDEF+ ACEF+ BDE+ ABE+ BCEF+ ABCF

PLATE
NUMBER
6
19 | P a g e

110
0
0
0
0
0
0
1
0

Plate #6
Astable Mode of 555 Timer
Name: Genrick Son R. Carcedo
Truth Table

1. Construct the circuit below.

2. Compute the time of delay from the schematic diagram above.

T = [C (Ra + 2Rb)] / 1.44
= {(100x10-6)[10000k + (2x2.2k)]}/1.44
T = 1s
3. Construct a 1 second timer and replace the values of R1, R2, and
C1 if needed. Show the computation.
Let Ra = Rb:
T=C (Ra + 2Rb)/1.44
20 | P a g e

T=0.0001 (10000 + 2(2200))/1.44

T=0.0001 (10000 + 2(2200))/1.44
T=1s

Hardware Implementation using Breadboard:

21 | P a g e

PLATE
NUMBER
7

22 | P a g e

Plate #7
Monostable Mode of 555 Timer
Name: Genrick Son R. Carcedo

1. Construct the circuit diagram below.

2. Compute the electrical output in seconds.

T 1.1 RC
1.1 (10000 ) (100x10-6 F)
T 1 seconds
3. What have you observed? How does monostable mode works?
In the astable mode , there is flashing on and off of the LED. It
works when you press the pushbutton , the output of the led is
flashing on and off, it turns off after the given amount of time
then turns off afterwards. It will only light up if you press the
pushbutton.
4. Construct another circuit and replace your switch with an LDR.
What have you observed?
We observed that the LDR acts a switch in the circuit , it is active
low . When you cover up the LDR it will be active high due to the
resistivity of the LDR becomes low .

Hardware Implementation using Breadboard:

23 | P a g e

24 | P a g e

PLATE
NUMBER
8

25 | P a g e

Plate #8
Bistable Mode of 555 Timer
Name: Genrick Son R. Carcedo

1. Construct the circuit diagram below.

2. What have you observed? Can you compare the difference

between astable, monostable, and bistable mode of 555 timer?
The difference between astable , bistable and monostable is the
timing diagram of the astable requires no button. It charges up
and discharge in a constant time . Monostable does requires
button , it only discharge and charge once you press the button .
Bistable is different because it has two pushbuttons , one for the
LED to light up and then turn it off by the other button .
3. Can you give some internal technical explanation how it works?
When you pressed the Trigger in the pin 2 in the 555 timer , it will
connect to the ground then the current will flow charging up the LED .
It has no limit until you press the turn off button which is the reset
button then it will be connected to the ground where the current goes.
Hardware Implementation using Breadboard:
26 | P a g e

27 | P a g e