You are on page 1of 1

File Names: testbench.v, udivision.

v
Step1: Create library for the project by keeping all the files in same folder %v
lib work
Step2: Compile Verilog Files %vlog testbench.v udivision.v
Step3: Run the simulator %vsim testbench
Step4: run -all

You might also like