You are on page 1of 9

PD - 91495A

IRL540N
HEXFET Power MOSFET
l Logic-Level Gate Drive D
l Advanced Process Technology VDSS = 100V
l Dynamic dv/dt Rating
l 175C Operating Temperature RDS(on) = 0.044
l Fast Switching G
l Fully Avalanche Rated
ID = 36A
Description S
Fifth Generation HEXFETs from International Rectifier
utilize advanced processing techniques to achieve
extremely low on-resistance per silicon area. This
benefit, combined with the fast switching speed and
ruggedized device design that HEXFET Power
MOSFETs are well known for, provides the designer
with an extremely efficient and reliable device for use
in a wide variety of applications.

The TO-220 package is universally preferred for all


commercial-industrial applications at power dissipation
levels to approximately 50 watts. The low thermal
resistance and low package cost of the TO-220 TO-220AB
contribute to its wide acceptance throughout the
industry.
Absolute Maximum Ratings
Parameter Max. Units
ID @ TC = 25C Continuous Drain Current, VGS @ 10V 36
ID @ TC = 100C Continuous Drain Current, VGS @ 10V 26 A
IDM Pulsed Drain Current 120
PD @TC = 25C Power Dissipation 140 W
Linear Derating Factor 0.91 W/C
VGS Gate-to-Source Voltage 16 V
EAS Single Pulse Avalanche Energy 310 mJ
IAR Avalanche Current 18 A
EAR Repetitive Avalanche Energy 14 mJ
dv/dt Peak Diode Recovery dv/dt 5.0 V/ns
TJ Operating Junction and -55 to + 175
TSTG Storage Temperature Range C
Soldering Temperature, for 10 seconds 300 (1.6mm from case )
Mounting torque, 6-32 or M3 srew 10 lbfin (1.1Nm)

Thermal Resistance
Parameter Typ. Max. Units
RJC Junction-to-Case 1.1
RCS Case-to-Sink, Flat, Greased Surface 0.50 C/W
RJA Junction-to-Ambient 62

5/13/98
IRL540N
Electrical Characteristics @ TJ = 25C (unless otherwise specified)
Parameter Min. Typ. Max. Units Conditions
V(BR)DSS Drain-to-Source Breakdown Voltage 100 V V GS = 0V, ID = 250A
V(BR)DSS/TJ Breakdown Voltage Temp. Coefficient 0.11 V/C Reference to 25C, ID = 1mA
0.044 VGS = 10V, ID = 18A
RDS(on) Static Drain-to-Source On-Resistance 0.053 VGS = 5.0V, ID = 18A
0.063 VGS = 4.0V, ID = 15A
VGS(th) Gate Threshold Voltage 1.0 2.0 V VDS = V GS, ID = 250A
gfs Forward Transconductance 14 S V DS = 25V, ID = 18A
25 VDS = 100V, VGS = 0V
IDSS Drain-to-Source Leakage Current A
250 VDS = 80V, VGS = 0V, TJ = 150C
Gate-to-Source Forward Leakage 100 VGS = 16V
IGSS nA
Gate-to-Source Reverse Leakage -100 VGS = -16V
Qg Total Gate Charge 74 ID = 18A
Qgs Gate-to-Source Charge 9.4 nC VDS = 5.0V
Qgd Gate-to-Drain ("Miller") Charge 38 VGS = 5.0V, See Fig. 6 and 13
td(on) Turn-On Delay Time 11 VDD = 50V
tr Rise Time 81 ID = 18A
ns
td(off) Turn-Off Delay Time 39 RG = 5.0, VGS = 5.0V
tf Fall Time 62 RD = 2.7, See Fig. 10
Between lead, D
LD Internal Drain Inductance 4.5 nH
6mm (0.25in.)
G
from package
LS Internal Source Inductance 7.5
and center of die contact S

Ciss Input Capacitance 1800 VGS = 0V


Coss Output Capacitance 350 pF VDS = 25V
Crss Reverse Transfer Capacitance 170 = 1.0MHz, See Fig. 5

Source-Drain Ratings and Characteristics


Parameter Min. Typ. Max. Units Conditions
IS Continuous Source Current MOSFET symbol D

36
(Body Diode) showing the
A
ISM Pulsed Source Current integral reverse G
120
(Body Diode) p-n junction diode. S

VSD Diode Forward Voltage 1.3 V TJ = 25C, IS = 18A, VGS = 0V


trr Reverse Recovery Time 190 290 ns TJ = 25C, IF = 18A
Qrr Reverse RecoveryCharge 1.1 1.7 C di/dt = 100A/s
ton Forward Turn-On Time Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)

Notes:
Repetitive rating; pulse width limited by ISD 18A, di/dt 180A/s, VDD V(BR)DSS,
max. junction temperature. ( See fig. 11 ) TJ 175C
Starting TJ = 25C, L = 1.9mH Pulse width 300s; duty cycle 2%
RG = 25, IAS = 18A. (See Figure 12)
.
IRL540N

1000 VGS 1000 VGS


TOP 15V TOP 15V
12V 12V
10V 10V
8.0V 8.0V
ID , Drain-to-Source Current (A)

ID , Drain-to-Source Current (A)


6.0V 6.0V
4.0V 4.0V
3.0V 3.0V
BOTTOM 2.5V BOTTOM 2.5V
100 100

10 10
2.5V
2.5V

20s PULSE WIDTH 20s PULSE WIDTH


T J = 25C T J = 175C
1 A 1 A
0.1 1 10 100 0.1 1 10 100
V D S , Drain-to-Source Voltage (V) V D S , Drain-to-Source Voltage (V)

Fig 1. Typical Output Characteristics Fig 2. Typical Output Characteristics

1000 3.0
I D = 30A
R D S ( o n ) , Drain-to-Source On Resistance
I D , Drain-to-Source Current (A)

2.5

100 2.0
TJ = 25C
(Normalized)

TJ = 175C
1.5

10 1.0

0.5

V D S = 50V
20s PULSE WIDTH V G S = 10V
1 A 0.0 A
2 4 6 8 10 -60 -40 -20 0 20 40 60 80 100 120 140 160 180

V G S , Gate-to-Source Voltage (V) T J , Junction Temperature (C)

Fig 3. Typical Transfer Characteristics Fig 4. Normalized On-Resistance


Vs. Temperature
IRL540N

3000 15
V G S = 0V, f = 1MHz I D = 18A
C iss = C gs+ C gd, C SHORTED
ds V D S = 80V
C rss = C gd V D S = 50V

V G S , Gate-to-Source Voltage (V)


C oss = C ds+ C gd 12 V D S = 20V
C iss
C, Capacitance (pF)

2000
9

6
1000 C oss

C rss 3

FOR TEST CIRCUIT


SEE FIGURE 13
0 A 0 A
1 10 100 0 20 40 60 80 100
V D S , Drain-to-Source Voltage (V) Q G , Total Gate Charge (nC)

Fig 5. Typical Capacitance Vs. Fig 6. Typical Gate Charge Vs.


Drain-to-Source Voltage Gate-to-Source Voltage

1000 1000
OPERATION IN THIS AREA LIMITED
BY RD S ( o n )
I S D , Reverse Drain Current (A)

I D , Drain Current (A)

100 100
10s
TJ = 175C

100s
T J = 25C
10 10

1ms

T C = 25C
T J = 175C 10ms
VG S = 0V Single Pulse
1 A 1 A
0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 1 10 100 1000
V S D , Source-to-Drain Voltage (V) V D S , Drain-to-Source Voltage (V)

Fig 7. Typical Source-Drain Diode Fig 8. Maximum Safe Operating Area


Forward Voltage
IRL540N

40 RD
VDS

VGS
D.U.T.
30 RG
+
I D , Drain Current (A)

-VDD

5.0V
20 Pulse Width 1 s
Duty Factor 0.1 %

Fig 10a. Switching Time Test Circuit


10
VDS
90%

0
25 50 75 100 125 150 175
TC , Case Temperature ( C)
10%
VGS
Fig 9. Maximum Drain Current Vs. td(on) tr t d(off) tf
Case Temperature
Fig 10b. Switching Time Waveforms

10
Thermal Response (Z thJC )

1
D = 0.50

0.20

0.10 P DM
0.1
0.05 t1
0.02 SINGLE PULSE t2
0.01 (THERMAL RESPONSE)
Notes:
1. Duty factor D = t 1 / t 2
2. Peak T J = P DM x Z thJC + TC
0.01
0.00001 0.0001 0.001 0.01 0.1 1
t1 , Rectangular Pulse Duration (sec)

Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case


IRL540N

800

Single Pulse Avalanche Energy (mJ)


ID
TOP 7.3A
13A
1 5V BOTTOM 18A
600

L D R IV E R
VD S

400
RG D .U .T +
V
- DD
IA S A
10V
tp 0.0 1 200

Fig 12a. Unclamped Inductive Test Circuit E AS ,

0 A
25 50 75 100 125 150 175
V (B R )D SS Starting T J , Junction Temperature (C)
tp
Fig 12c. Maximum Avalanche Energy
Vs. Drain Current

IAS

Fig 12b. Unclamped Inductive Waveforms Current Regulator


Same Type as D.U.T.

50K

12V .2F
QG .3F

5.0 V +
V
D.U.T. - DS
QGS QGD
VGS
VG
3mA

IG ID
Charge Current Sampling Resistors

Fig 13a. Basic Gate Charge Waveform Fig 13b. Gate Charge Test Circuit
IRL540N

Peak Diode Recovery dv/dt Test Circuit

+ Circuit Layout Considerations


D.U.T
Low Stray Inductance
Ground Plane

Low Leakage Inductance
Current Transformer
-

+


- +
-


RG dv/dt controlled by RG +
Driver same type as D.U.T. VDD
-
ISD controlled by Duty Factor "D"
D.U.T. - Device Under Test

Driver Gate Drive


P.W.
Period D=
P.W. Period

VGS=10V *

D.U.T. ISD Waveform

Reverse
Recovery Body Diode Forward
Current Current
di/dt
D.U.T. VDS Waveform
Diode Recovery
dv/dt
VDD

Re-Applied
Voltage Body Diode Forward Drop
Inductor Curent

Ripple 5% ISD

* VGS = 5V for Logic Level Devices


Fig 14. For N-Channel HEXFETS
IRL540N
Package Outline
TO-220AB Outline
Dimensions are shown in millimeters (inches)

10 .54 (.4 15) 3 .7 8 (.149 ) -B -


2.87 (.11 3) 10 .29 (.4 05) 3 .5 4 (.139 ) 4.69 ( .18 5 )
2.62 (.10 3) 4.20 ( .16 5 )
-A - 1 .32 (.05 2)
1 .22 (.04 8)

6.47 (.25 5)
6.10 (.24 0)
4
1 5.24 (.60 0)
1 4.84 (.58 4)
1.15 (.04 5) L E A D A S S IG NM E NT S
M IN 1 - GATE
1 2 3 2 - D R A IN
3 - S O U RC E
4 - D R A IN
1 4.09 (.55 5)
1 3.47 (.53 0) 4.06 (.16 0)
3.55 (.14 0)

0.93 (.03 7) 0.55 (.02 2)


3X 3X
0.69 (.02 7) 0.46 (.01 8)
1 .4 0 (.0 55 )
3X
1 .1 5 (.0 45 ) 0 .3 6 (.01 4) M B A M
2 .92 (.11 5)
2 .64 (.10 4)
2.54 (.10 0)
2X
N O TE S :
1 D IM E N S IO N IN G & TO L E R A N C ING P E R A N S I Y 1 4.5M , 1 9 82. 3 O U T LIN E C O N F O R M S TO JE D E C O U T LIN E TO -2 20 A B .
2 C O N TR O L LIN G D IM E N S IO N : IN C H 4 H E A TS IN K & LE A D M E A S U R E M E N T S D O N O T IN C LU DE B U R R S .

Part Marking Information


TO-220AB
E XEAXMAPML PE L:E TH IS ISIS ISA NA NIR FIR1 F1
: TH 01010
W ITH
W IT HA SASSESMEBML BY L Y A A
L OLTO C
T OCDOED E9 B 91MB1M IN TE R NRANTAIOTIO
IN TE N ANL A L P APRATR N
T UNMUBMEBRE R
R ERCETIFIE
C TIFRIE R IR FIR1 F0 10 1 0
L OLGOOG O 9 2 49 62 4 6
9B 9B 1 M1 M D ADTE A TEC OCDOED E
A SASSESMEBML BY L Y
(Y Y(YWYWW )W )
L OTL O T C OCDOED E Y YY Y= Y = EYAERA R
WW W W= W = EWEEKE K

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020
IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897
IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590
IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111
IR FAR EAST: K&H Bldg., 2F, 30-4 Nishi-Ikebukuro 3-Chome, Toshima-Ku, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371
http://www.irf.com/ Data and specifications subject to change without notice. 5/98
Note: For the most current drawings please refer to the IR website at:
http://www.irf.com/package/

You might also like