You are on page 1of 4
Logic Gates Logic gates are the building Mocks of pital electronics, The fundamental logic gates Inclide the INVERT (NOT), AND, NAND, OR, NOR, exlasive OR (XOR), and ‘exclusive NOR ONOR) gates. Ea ofthese gates perforin iferentlogial opera ion, Figure 12.10 provides a description of what exch lagi gate does and gives a FIGURE 1210 switch and transistor analogy for each gate sume Sieh ‘aso Deion Iver von) imo ly 1 ANOT ener nr Pe ert e ‘tp ele) ‘hehe ops eel ‘The cpetatan AND pate ak eit en wate ote et Contin honor ‘Tecagetaf an pe sili vey ‘en this re LOW ‘ps ee perenne Some eae o% 08) :D-- eae Seen fear Soca - Sane Sati sieccr mee * _ wih two dapat. GUE 1224 ene Universal Capability of NAND and NOR Gatos |NAND and NOR gates are referred to a8 unr gates because each alone can be combined together with tel to form all other posible loge gates The ably Wocte ‘teany ogi gate rom NAND or NOR gates is abviusyn handy festure. Forexam le. you donot have an NOR IC handy, you can us single multgnte NAND gate (ea, AHCOO instead. The figute below shows how to wite NAND or NOR gates together to create equivalent circuits af the various logic pte, [AND cout cco lagna POS eresin Lege eit SOP eeioe po igure 295, Bubble Pushing ‘A shorcut method for forming equivalent loge cic, based on De Morgan's theo- ‘rom, to use what's ale Bulle pushing SD--sD> aap PD AND-ORANVERT Gates (AOIs) ‘When a Boolean expressions reduced the equation that is eft over typically willbe of one ofthe following two forme: prac fms (POS) or sumo prac (SOP). A 70S expression appears as two or more ORed waiables ANDed together with oor ‘mare addtional ORed yoiabes.An SOP expression apps sto or more ANDi ‘variables ORed together with additonal ANDed variables. The gue below shows tov circuits that provide the same logic function (they ate equivaend, but the eet tothe left designed to yleld a POS expression, while the euit tothe right is designs to yield «SOP expression, Teme eS nin ar Fett 40 Resi Bubble pushing invoves the flowing rics: Fst, change an AND gate to an OR gate or change an OR gate to an AND gate, Second, a inversion bubbles tothe Jnputs and outputs where there were none, while removing the original buben ‘That's it. You can prove io youself that this works by examining the corresponding truth abies forthe orginal gate and the bubble-pushed gate or you can work ut the Boolean expressions using De Morgan's theorem, Figure 1223 shows exampies of bubble pushing PRACTICAL ELECTRONICS FOR IWENTORS ocic wevrrms Das o=WrBee 9a@eo= Ane alos Geateac 9 be) -Aes aD BC+ 80 icuRE 239 cures

You might also like