6562211

21/08/60 2
6562211 digital logic design 2
 6562211

21/08/60 3
6562211 digital logic design 3
 2

NOT



operation

XOR OR AND
operation operation operation

NAND NOR XNOR

operation operation operation

21/08/60 4
6562211 digital logic design 4


21/08/60 5
6562211 digital logic design 5




0 1

0
5 Volt
False
0 1
0 Volt
1



/ - True
5V/ 0V -/



21/08/60 6
6562211 digital logic design 6





1 1 1 0 0 0 1 0 1 0

(hex.) 3 8 A
1

0

1

A= 1 1 1 0 0 0 1 0 1 0
0
0x38A NOT 0x075

1
NOT(A) = A = 0 0 0 1 1 1 0 1 0 1
0
A = 0x38A 0 0 0 1 1 1 0 1 0 1

21/08/60
A = 0x075 0 7 5 7
6562211 digital logic design 7

0 1

0-0.8 V 0
3-5 V 1

2-3 V

0 1 0 1 0
Not used

0 1 0 1 0
21/08/60 8
6562211 digital logic design 8


George Boole

He was an English mathematician, educator,

philosopher and logician. He worked in the fields
of differential equations and algebraic logic,
information age.

21/08/60 9
6562211 digital logic design 9


Claude Shannon,
he was an American mathematician,
electrical engineer, and cryptographer known as
"the father of information theory"
21/08/60 10
6562211 digital logic design 10


21/08/60 11
6562211 digital logic design 11

logic operation

logic operation 3

NOT AND OR

A
Logic

AND
OR
NOT
Operation Q
B

logic operation
Q

21/08/60 12
6562211 digital logic design 12

3

logic operation 3

NOT+AND=NAND NOT+OR=NOR XOR XNOR

A
Logic

NAND
XNOR
NOR
XOR
Operation Q
B

logic operation
Q

21/08/60 13
6562211 digital logic design 13
 NOT operation

: NOT operation
0 1
1 0

A
1
0 NOT(A) 0
A
1
NOT(0)
NOT(1)

A 1 0
NOT (A) NOT (1) NOT (0)
A 0 1
Q=A

21/08/60
Q = NOT(A) 14
6562211 digital logic design 14
 NOT operation

: 0
NOT 1
1
0
A Q=A
A Q=A 0 1
1 0
1 0 A 0 0 1 1 0 0
0 1 Q 1 1 0 0 1 1
Q=A
Q = NOT(A)
21/08/60 15
6562211 digital logic design 15
 NOT operation

C= 1 1 0 0 NOT

3= 0 0 1 1
if the input is 1,
then the output is 0.

If the input is 0,
then the output is 1.

21/08/60
NOT( C16 ) = 316 16
6562211 digital logic design 16
 NOT operation 3
NOT

:
1
0
0
1

0 1 00 0 1 00 4 4

21/08/60 17
6562211 digital logic design 17
 AND operation

: AND operation
1
1

Q = AB

21/08/60
Q = (A) AND (B) 18
6562211 digital logic design 18
 AND operation

: AND operation
1
1

0 A
1

AND

00
10
01
11
Operation 0
1
Q
0
1 B

(A) 0 0 1 1
AND (B) AND 0 AND 1 AND 0 AND 1
A AND B 0 0 0 1

Q = AB

21/08/60
Q = (A) AND (B) 19
6562211 digital logic design 19
 AND operation

: 1

1 A B Q=AB
0 0 0
A Q = AB
0 1 0
B
1 0 0
0 0 1 1 1
0
0 0 0 0 1 1 0 1
1 A
1 0
0 B 0 1 0 1 1 1
1 1
1 Q 0 0 0 1 0 1
21/08/60 20
6562211 digital logic design 20
 AND operation

C= 1 1 0 0 AND
A= 1 0 1 0
8= 1 0 0 0
The output is 1,
if all inputs are 1.

The other
outputs are 0.

21/08/60
C16 AND A16 = C16 A16 = 816 21
6562211 digital logic design 21
 AND operation 3

: 1
AND

1

0 000 1 0 10 0A

21/08/60 22
6562211 digital logic design 22
 OR operation

: OR operation
0
0

1
0 A
OR
1+0
1+1
0+1
0+0

Operation 1
0
0
1 B Q

A 0 0 1 1
OR B OR 0 OR 1 OR 0 OR 1
A OR B 0 1 1 1
Q = A+B
Q = (A) OR (B)
21/08/60 23
6562211 digital logic design 23
 OR operation

: 0
A B Q=A+B

0
A 0 0 0
Q = A+B
0 1 1
B
1 0 1
0 0
1 1 1
0
0 1 A 0 0 1 1 0 0
1
1 1 B 0 1 0 1 1 0
0
1 1
1 Q 0 1 1 1 1 0
21/08/60 24
6562211 digital logic design 24
 OR operation

C= 1 1 0 0 OR
A= 1 0 1 0
E= 1 1 1 0
The output is 0,
if all inputs are 0.

The other
outputs are 1.

C16 OR A16 = C16 + A16 = E16

21/08/60 25
6562211 digital logic design 25
 OR operation 3

: 0
OR

0

11111110 F E

21/08/60 26
6562211 digital logic design 26
 3
logic operation 3

21/08/60 27
6562211 digital logic design 27
 NOT+AND =NAND operation

: NAND operation
0
1

0 A
1

NAND

00=0
10=0
01=0
11=1
Operation 1
0
Q
0
1 B

(A) 0 0 1 1
NAND (B) NAND 0 NAND 1 NAND 0 NAND 1
A NAND B 1 1 1 0
Q = AB
Q = (A) NAND (B)
21/08/60 28
6562211 digital logic design 28
 NOT+AND =NAND operation

: 0

1 A B Q=AB
0 0 01
A Q = AB
0 1 01
B
1 0 01
0 01
0 1 1 10
01
0 A
1 0 0 1 1 0 1
1 01
0 B 0 1 0 1 1 1
1 10
1
Q 1 1 1 0 1 0
21/08/60 29
6562211 digital logic design 29
 NOT+AND =NAND operation
NAND
C= 1 1 0 0
A= 1 0 1 0
AND 8= 1 0 0 0 (C)(A) =8
NOT 7= 0 1 1 1 (C)(A) =7
Output is 1,
if all inputs
are 1.
The other
outputs are 0.

C16 NAND A16 = C16 A16 = 716

21/08/60 30
6562211 digital logic design 30
 NAND operation 3

: 0
NAND

1

00001010 0 A
11110101 F 5

21/08/60 31
6562211 digital logic design 31
 NOT+OR =NOR operation

: NOR operation
1
0

0 A
1

NOR

0+0=0
1+0=1
0+1=1
1+1=1
Operation 1
0
Q
0
1 B

(A) 0 0 1 1
NOR (B) NOR 0 NOR 1 NOR 0 NOR 1
A NOR B 1 0 0 0
Q = A+B
Q = (A) NOR (B)
21/08/60 32
6562211 digital logic design 32
 NOT+OR =NOR operation

: 1

0 A B Q=A+B
0 0 01
A Q = A+B
0 1 10
B
1 0 10
0 01 1 1 10
0
0 10 A 0 0 1 1 0 0
1
1 10
0 B 0 1 0 1 1 0
1 10
Q
1 Q=A+B 1
0 0
1 0
1 0
1 0
1 1
0
21/08/60 33
6562211 digital logic design 33
 NOT+OR =NOR operation

C= 1 1 0 0 NOR

A= 1 0 1 0
OR E= 1 1 1 0 (C)+(A) =E
NOT 1= 0 0 0 1 (C)+(A) =1
The output is 0,
if all inputs are0.

The other
outputs are 1.

21/08/60
C16 NOR A16 = C16 + A16 = 116 34
6562211 digital logic design 34
 NOT+OR =NOR operation 3

: 1
NOR

0

11111111 F F
00000000 0 0
NOT
OR

: 1

: 0 0

0 0

1

21/08/60 35
6562211 digital logic design 35
 XOR operation

: XOR operation
1

0 A
1
XOR

01
10
11
00
Operation 1
0
Q
1 B
0

A 0 0 1 1
XOR B XOR 0 XOR 1 XOR 0 XOR 1
A XOR B 0 1 1 0
Q = AB
Q = (A) XOR (B)
21/08/60 36
6562211 digital logic design 36
 XOR operation

: 1

A B Q=AB
A Q = AB 0 0 0
B 0 1 1
1 0 1
0 0
1 1 0
0
0 1
A 0 0 1 1 0 0
1
1 1
B 0 1 0 1 1 0
0
1 0 Q
1
0 1 1 0 1 0
21/08/60 37
6562211 digital logic design 37
 XOR operation
XOR = exclusive OR operation
XOR
C= 1 1 0 0
A= 1 0 1 0
6= 0 1 1 0 (C)(A) =6
The output is 1,
if all inputs are different..

The other outputs

are 0.

C16 XOR A16 = C16 A16 = 616

21/08/60 38
6562211 digital logic design 38
 XOR operation 3

: 1
XOR

011 0011 0 6 6

21/08/60 39
6562211 digital logic design 39
 XNOR operation

: XNOR operation
0

0
1 A

XNOR

00=0
01=1
10=1
11=0
Operation 0
1
Q
0
1 B

A 0 0 1 1
XNOR B XNOR 0 XNOR 1 XNOR 0 XNOR 1
A XNOR B 1 0 0 1
Q = AB
Q = (A) XOR (B)
21/08/60 40
6562211 digital logic design 40
 XNOR operation

: 0

A B Q=AB
A 0 0 01
Q = AB
0 1 10
B
1 0 10
0 01 1 1 01
0
0 A 0 0 1 1 0
10
1
1 10 B 0 1 0 1 1
0
1 01 1 0
1 0
1 1
0 0
1
1 Q=A B 0
21/08/60 41
6562211 digital logic design 41
 XNOR operation
XNOR = XOR + NOT operation
XNOR
C= 1 1 0 0
A= 1 0 1 0
XOR 6= 0 1 1 0 (C)(A) =6
NOT 9= 1 0 0 1 (C)(A) =9
Output is 1 if all
inputs are different.

The other
outputs are 0.

21/08/60
C16 XNOR A16 = C16 A16 = 916 42
6562211 digital logic design 42
 XNOR operation 3

: 0
XNOR

0 1 1 0 0 1 1 0 6 6
1 0 0 1 1 0 0 1 9 9

NOT
XOR

: 1

: 1 0

0

1

21/08/60 43
6562211 digital logic design 43



1. NOT-AND-OR-XOR
2. AND+NOT=NAND
3. OR+NOT=NOR
4. XOR+NOT=XNOR

21/08/60 44
6562211 digital logic design 44


: 0
NOT 1
1
0
1

: 1 1
AND

1 1 10

: 0 1
NAND

1 1

21/08/60 45
6562211 digital logic design 45


: 0
1
NOT 1
0

: 0 0
OR 0

0 0
01
NOR
: 1 0

0 0

21/08/60 46
6562211 digital logic design 46


: 0
NOT 1
1
0
0 1

: 1 1
XOR 1

1
0
0 10

: 0 1
XNOR
1 10
0
21/08/60 47
6562211 digital logic design 47


: 0
NOT 1
1
0
1

: 1 1
AND

1 1

: 0 0 0
OR

0 0

: 1 0 1
XOR

1
1 1
0
21/08/60 48
6562211 digital logic design 48
 2

NOT



operation

XOR OR AND
operation operation operation

NAND NOR XNOR

operation operation operation

21/08/60 49
6562211 digital logic design 49
 21/08/60 50
6562211 digital logic design 50