Professional Documents
Culture Documents
Datasheet Flip Flop JK PDF
Datasheet Flip Flop JK PDF
Features
Ordering Information
Pin Arrangement
1CK 1 16 1K
2 J CK K 15
1PR 1Q
PR CLR
1CLR 3 14 1Q
Q Q
1J 4 13 GND
VCC 5 12 2K
K CK J
2CK 6 11 2Q
CLR PR
2PR 7 10 2Q
Q Q
2CLR 8 9 2J
(Top view)
Function Table
Inputs Outputs
Preset Clear Clock J K Q Q
L H X X X H L
H L X X X L H
L L X X X H* H*
H H L L Q0 Q0
H H H L H L
H H L H L H
H H H H Toggle
H H H X X Q0 Q0
H; high level, L; low level, X; irrelevant, ; transition from high to low level,
Q0; level of Q before the indicated steady-state input conditions were established.
Q0; complement of Q0 or level of Q before the indicated steady-state input conditions were established.
Toggle; each output changes to the complement of its previous level on each active transition indicated by .
* This configuration is nonstable; that is, it will not persist when preset and clear inputs return to their inactive (high) level.
Q Q
Preset Clear
K J
Clock
Electrical Characteristics
(Ta = 20 to +75 C)
Item Symbol min. typ.* max. Unit Condition
VIH 2.0 V
Input voltage
VIL 0.8 V
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
VOH 2.7 V
IOH = 400 A
Output voltage
0.5 IOL = 8 mA VCC = 4.75 V, VIH = 2 V,
VOL V
0.4 IOL = 4 mA VIL = 0.8 V
J, K 20
Clear 60
IIH A VCC = 5.25 V, VI = 2.7 V
Preset 60
Clock 80
J, K 0.4
Input Clear 0.8
IIL** mA VCC = 5.25 V, VI = 0.4 V
current Preset 0.8
Clock 0.8
J, K 0.1
Clear 0.3
II mA VCC = 5.25 V, VI = 7 V
Preset 0.3
Clock 0.4
Short-circuit output
IOS 20 100 mA VCC = 5.25 V
current
Supply current*** ICC 4 6 mA VCC = 5.25 V
Input clamp voltage VIK 1.5 V VCC = 4.75 V, IIN = 18 mA
Notes: * VCC = 5 V, Ta = 25C
** IIL should not be measured when preset and clear inputs are low at same time.
*** With all outputs open, ICC is measured with the Q and Q outputs high in turn.
At the time of measurement, the clock input is grounded.
Switching Characteristics
(VCC = 5 V, Ta = 25C)
Item Symbol Inputs Outputs min. typ. max. Unit Condition
Maximum clock frequency fmax 30 45 MHz
tPLH Clear 15 20 ns
CL = 15 pF, RL = 2 k
Propagation delay time tPHL Preset Q, Q 15 20 ns
Clock
Timing Definition
tw
3V
1.3 V 1.3 V 1.3 V
Clock 0V
tsu th tsu th
3V
1.3 V 1.3 V 1.3 V
J, K 0V
"H" Data "L" Data
Testing Method
Test Circuit
1. max, tPLH, tPHL, (ClockQ, Q)
VCC Output Q
Input 4.5V
Load circuit 1
RL
PR
J Q
P.G. CL
CK
Zout=50 Output Q
K
CLR Q Same as Load Circuit 1.
P.G.
Load circuit 1
Zout=50 RL
PR
J Q
CL
4.5V CK Output Q
Input K
CLR Q Same as Load Circuit 1.
P.G.
Zout=50
Waveforms 1
tTLH tTHL
tw(L)
3V
90% 90%
1.3 V 1.3 V 1.3 V 1.3 V
10% 10%
Clock 0V
tw(H)
tPLH tPHL
VOH
1.3 V 1.3 V
Q VOL
tPHL tPLH
Q VOH
1.3 V 1.3 V
VOL
Note: Clock input pulse; tTLH 15 ns, tTHL 6 ns, PRR = 1 MHz, duty cycle = 50% and for fmax.,
tTLH = tTHL 2.5 ns
Waveforms 2
tTHL tTLH
3V
90% 90%
Clear 1.3V 1.3V
10% 10%
0V
tw (CLR)
tTHL tTLH
3V
90% 90%
Preset 1.3V 1.3V
10% 10% 0V
tw (PR)
tPHL
tPLH
VOH
Q 1.3V 1.3V
tPLH VOL
VOH
1.3V 1.3V
Q
tPHL VOL
Note: Crear and preset input pulse; tTLH 15 ns, tTHL 6 ns, PRR = 1 MHz,
Package Dimensions
JEITA Package Code RENESAS Code Previous Code MASS[Typ.]
P-DIP16-6.3x19.2-2.54 PRDP0016AE-B DP-16FV 1.05g
16 9
E
1 8
0.89 b3
A
A1
e 1 7.62
D 19.2 20.32
E 6.3 7.4
L
A 5.06
A1 0.51
b p 0.40 0.48 0.56
e bp c
b 3 1.30
*1
NOTE)
D F 1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
16 9 INCLUDE TRIM OFFSET.
bp
HE
E
Index mark
*2
0 8
A
L x 0.25
y y 0.15
Detail F Z 0.635
L 0.40 0.60 1.27
L 1 1.08