module synchronizer(CLKA, CLKB, signalinCLKA, signalinCLKB);

input CLKA, CLKB, signalinCLKA, signalCLKB;

reg [1:0] shift_re;

always @ (posegde CLKB)

begin
shift_reg[0] <= signalinCLKA;