8/18/2016

I HC QUC GIA TP.H CH MINH

TRNG I HC BCH KHOA
KHOA IN-IN T
B MN K THUT IN T

DIGITAL IC DESIGN
Thit k vi mch s

Chapter 0: Course Introduction

Course Information
Instructor
Truong Quang Vinh, Ph.D.
Department of Electronics
http://www.doe.dee.hcmut.edu.vn
Email: tqvinh@hcmut.edu.vn
Homepage: http://www4.hcmut.edu.vn/~tqvinh
Office: 116B1, IC Design Lab, Monday 9-11am

B mn K Thut in T 2

1
 8/18/2016

Textbooks
1. Neil Weste and David Harris, CMOS VLSI Design A Circuits and Systems
Perspective, Addison Wesley, 2010
2. Tng Vn On, Thit k vi mch CMOS VLSI - tp 1, NXB Phng ng, 2007
3. Tng Vn On, Thit k vi mch CMOS VLSI - tp 2, NXB Phng ng, 2007

B mn K Thut in T 3

Course Description
This course focuses on building an understanding of
digital integrated circuit from bottom-up.
The key contents are: CMOS devices and
manufacturing technology; CMOS logic gates and their
layout, propagation delay, noise margins and power
dissipation; combinational and sequential circuit design
at the transistor level, memory circuit design at the
transistor level.

B mn K Thut in T 4

2
 8/18/2016

Course Outcomes
Explain overview of digital IC design
Explain and analyze MOS transistor
Explain CMOS Technology
Explain and analyze delay in digital IC design
Explain power in digital IC design
Design and simulate simple digital ICs

B mn K Thut in T 5

Syllabus
Chapter Content Hours
1 Introduction 3
1.1 Introduction
1.2 MOS transistors
1.3. CMOS logic gates
1.4 IC Design Flow
2 MOS Transistor Theory 9
2.1 MOS transistor operation
2.2 I-V characteristics
2.3 C-V characteristics
2.4 DC transfer characteristics
3 CMOS Technology 9
3.1 CMOS Fabrication
3.2 Layout design rules
3.3 CMOS gate design
B mn K Thut in T 6

3
 8/18/2016

Syllabus
Chapter Content Hours
4 Delay 6
4.1 Definition
4.2 Transient Response
4.3 RC Delay Model
4.4 Linear Delay Model
5 Power 6
5.1 Power and Energy
5.2 Dynamic Power
5.3 Static Power
5.4 Low Power Architecture
6 Circuit design and simulation 6
6.1 Combinational circuit design
6.2 Sequential circuit design
6.3 Circuit simulation
6.4. Hardware description language
B mn K Thut in T 7

Grading

Mid-term exam: 30%

Final exam: 60%
Assignment: 10%

B mn K Thut in T 8

4
 8/18/2016

Schedule
Week Lecture Week Lecture
1 Chapter 0 9 Midterm exam
2 Chapter 1 10 Chapter 4
3 Chapter 2 11 Chapter 4
4 Chapter 2 12 Chapter 5
5 Chapter 2 13 Chapter 5
6 Chapter 3 14 Chapter 6
7 Chapter 3 15 Chapter 6
8 Chapter 3 16 Extra
17 Final exam

B mn K Thut in T 9

Course Preparation
Textbooks:
download the required textbooks
Software tools:
Matlab
LEdit
ModelSim
Synopsys: Design Compiler, IC Compiler
Programming knowledge:
VHDL/Verilog

B mn K Thut in T 10