Professional Documents
Culture Documents
LM5110 Dual 5-A Compound Gate Driver With Negative Output Voltage Capability
LM5110 Dual 5-A Compound Gate Driver With Negative Output Voltage Capability
LM5110
SNVS255B MAY 2004 REVISED SEPTEMBER 2016
LM5110 Dual 5-A Compound Gate Driver With Negative Output Voltage Capability
1 Features 3 Description
1 Independently Drives Two N-Channel MOSFETs The LM5110 Dual Gate Driver replaces industry
standard gate drivers with improved peak output
Compound CMOS and Bipolar Outputs Reduce current and efficiency. Each compound output driver
Output Current Variation stage includes MOS and bipolar transistors operating
5A sink/3A Source Current Capability in parallel that together sink more than 5A peak from
Two Channels can be Connected in Parallel to capacitive loads. Combining the unique
Double the Drive Current characteristics of MOS and bipolar devices reduces
drive current variation with voltage and temperature.
Independent Inputs (TTL Compatible) Separate input and output ground pins provide
Fast Propagation Times (25-ns Typical) Negative Drive Capability allowing the user to drive
Fast Rise and Fall Times (14-ns/12-ns Rise/Fall MOSFET gates with positive and negative VGS
With 2-nF Load) voltages. The gate driver control inputs are
referenced to a dedicated input ground (IN_REF).
Dedicated Input Ground Pin (IN_REF) for Split The gate driver outputs swing from VCC to the output
Supply or Single Supply Operation ground VEE which can be negative with respect to
Outputs Swing from VCC to VEE Which Can Be IN_REF. Undervoltage lockout protection and a
Negative Relative to Input Ground shutdown input pin are also provided. The drivers can
Available in Dual Noninverting, Dual Inverting and be operated in parallel with inputs and outputs
Combination Configurations connected to double the drive current capability. This
device is available in the SOIC-8 and the thermally-
Shutdown Input Provides Low Power Mode enhanced WSON-10 packages.
Supply Rail Undervoltage Lockout Protection
Pin-Out Compatible With Industry Standard Gate Device Information(1)
Drivers PART NUMBER PACKAGE BODY SIZE (NOM)
3 VEE VCC 6
RG
INB 4 IN_B OUT_B 5
1.0 F
0.1 F 0.1 F
+
VNEG VPOS
Copyright 2016, Texas Instruments Incorporated
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
LM5110
SNVS255B MAY 2004 REVISED SEPTEMBER 2016 www.ti.com
Table of Contents
1 Features .................................................................. 1 8.3 Feature Description................................................. 10
2 Applications ........................................................... 1 8.4 Device Functional Modes........................................ 11
3 Description ............................................................. 1 9 Applications and Implementation ...................... 12
4 Revision History..................................................... 2 9.1 Application Information............................................ 12
9.2 Typical Application .................................................. 13
5 Device Options....................................................... 3
6 Pin Configuration and Functions ......................... 3 10 Power Supply Recommendations ..................... 15
7 Specifications......................................................... 4 11 Layout................................................................... 15
11.1 Layout Guidelines ................................................. 15
7.1 Absolute Maximum Ratings ...................................... 4
11.2 Layout Example .................................................... 16
7.2 ESD Ratings.............................................................. 4
11.3 Thermal Considerations ........................................ 16
7.3 Recommended Operating Conditions....................... 4
7.4 Thermal Information .................................................. 4 12 Device and Documentation Support ................. 19
7.5 Electrical Characteristics........................................... 5 12.1 Receiving Notification of Documentation Updates 19
7.6 Switching Characteristics .......................................... 5 12.2 Community Resources.......................................... 19
7.7 Typical Characteristics .............................................. 7 12.3 Trademarks ........................................................... 19
12.4 Electrostatic Discharge Caution ............................ 19
8 Detailed Description .............................................. 9
12.5 Glossary ................................................................ 19
8.1 Overview ................................................................... 9
8.2 Functional Block Diagram ......................................... 9 13 Mechanical, Packaging, and Orderable
Information ........................................................... 19
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
Added Thermal Information table. ......................................................................................................................................... 4
5 Device Options
D Package
8-Pin SOIC DPR Package
Top View 10-Pin WSON
Top Pin
1 8
IN_REF SHDN
1 10
IN_REF SHDN
2 7 2 9
IN_A OUT A IN_A OUT A
VEE 3 8 VCC
3 6
VEE VCC
4 7
IN_B OUT_B
4 5 5 6
IN_B OUT_B NC NC
Pin Functions
PIN
I/O (1) DESCRIPTION APPLICATION INFORMATION
SOIC WSON (2) NAME
Connect to VEE for standard positive only output
Ground reference for control voltage swing. Connect to system logic ground
1 1 IN_REF G
inputs reference for positive and negative output voltage
swing.
2 2 IN_A I A side control input TTL compatible thresholds.
Power ground of the driver Connect to either power ground or a negative gate
3 3 VEE G
outputs drive supply.
4 4 IN_B I B side control input TTL compatible thresholds.
Capable of sourcing 3A and sinking 5A. Voltage
5 7 OUT_B O Output for the B side driver.
swing of this output is from VCC to VEE.
6 8 VCC P Positive supply Locally decouple to VEE and IN_REF.
Capable of sourcing 3A and sinking 5A. Voltage
7 9 OUT_A. O Output for the A side driver.
swing of this output is from VCC to VEE .
Pull below 1.5V to activate low power shutdown
8 10 nSHDN I Shutdown input pin
mode.
7 Specifications
7.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2)
MIN MAX UNIT
VCC to VEE 0.3 15 V
VCC to IN_REF 0.3 15 V
IN to IN_REF, nSHDN to IN_REF 0.3 15 V
IN_REF to VEE 0.3 5 V
Maximum junction temperature,
150 C
(TJ(max))
Operating junction temperature 125 C
Storage temperature, (Tstg) 55 150 C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics application report.
(1) The output resistance specification applies to the MOS device only. The total output current capability is the sum of the MOS and
Bipolar devices.
50% 50%
INPUT
tD1 tD2
OUTPUT
90%
10%
tf tr
(a)
Figure 1. Inverting
50% 50%
INPUT
tD1 tD2
90%
OUTPUT
10%
tr tf
(b)
Figure 2. Noninverting
100 1000
TA = 25C
VCC = 15V VCC = 12V
100
10 VCC = 10V
10
f = 100kHz
VCC = 5V
1
1
TA = 25C f = 10kHz
CL = 2200pF
0.1
0.1
100 1k 10k
1 10 100 1000
CAPACITIVE LOAD (pF)
FREQUENCY (kHz)
tr
TIME (ns)
16
TIME (ns)
16
tr
14 14
tf
12 tf
12
10
10
4 5 6 7 8 9 10 11 12 13 14 15 16
-75 -50 -25 0 25 50 75 100 125 150 175
SUPPLY VOLTAGE (V) TEMPERATURE (C)
Figure 5. Rise and Fall Time vs Supply Voltage Figure 6. Rise and Fall Time vs Temperature
50 32.5
TA = 25C TA = 25C
VCC = 12V CL = 2200pF
30
40
27.5
TIME (ns)
tD2
TIME (ns)
30
tr 25
20
tf 22.5
tD1
10 20
0 17.5
100 1k 10k 4 6 8 10 12 14 16
CAPACITIVE LOAD (pF) SUPPLY VOLTAGE (V)
Figure 7. Rise and Fall Time vs Capacitive Load Figure 8. Delay Time vs Supply Voltage
ROH (:)
ROL (:)
TIME (ns)
25
tD1 1.75 35
ROL
22.5
1.25 25
20
0.75 15
17.5 0 3 6 9 12 15 18
-75 -50 -25 0 25 50 75 100125150175 SUPPLY VOLTAGE (V)
TEMPERATURE (C)
3.100 0.450
VCCR
UVLO THRESHOLDS (V)
2.800 0.390
HYSTERESIS (V)
VCCF
2.500 0.330
2.200 0.270
1.900 VCCH
0.210
1.600 0.150
-75 -50 -25 0 25 50 75 100 125 150 175
TEMPERATURE (C)
8 Detailed Description
8.1 Overview
LM5110 dual gate driver consists of two independent and identical driver channels with TTL compatible logic
inputs and high current totem-pole outputs that source or sink current to drive MOSFET gates. The driver output
consist of a compound structure with MOS and bipolar transistor operating in parallel to optimize current
capability over a wide output voltage and operating temperature range. The bipolar device provides high peak
current at the critical threshold region of the MOSFET VGS while the MOS devices provide rail-to-rail output
swing. The totem pole output drives the MOSFET gate between the gate drive supply voltage VCC and the power
ground potential at the VEE pin.
The LM5110 is available in dual noninverting (-1), dual inverting (-2) and the combination inverting plus
noninverting (-3) configurations. All three configurations are offered in the SOIC-8 and WSON-10 plastic
packages.
VCC
18A UVLO
IN_REF
SHDN
OUT_A
IN_A
LEVEL
SHIFT VEE
VCC
IN_B OUT_B
LEVEL
SHIFT
IN_REF
VEE
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TIs customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
VIN VOUT
+10V +5V
LM5110-1 VCC
LM5110-1
VCC
LM5025
CONTROLLER
OUT_A IN_A OUT_B IN_B
OUT_B
IN_REF IN_REF
FB
VEE VEE
VEE VEE
-3V
Single Supply
& Paralleled Inputs
and Outputs
Dual Supply
utilizing negative
Output voltage
Drive
Copyright 2016, Texas Instruments Incorporated
LM5110
1 IN_REF SHDN 8
RG
INA 2 IN_A OUT_A 7
3 VEE VCC 6
RG
INB 4 IN_B OUT_B 5
1.0 F
0.1 F 0.1 F
+
VNEG VPOS
Copyright 2016, Texas Instruments Incorporated
Important consideration about paralleling two channels for LM5110 include: 1) IN_A and IN_B should be shorted
in PCB layout as close to the device as possible, as well as for OUT_A and OUT_B, in which condition PCB
layout parasitic mismatching between two channels could be minimized. 2) INA/B input slope signal should be
fast enough to avoid mismatched VIH/VIL, td1/td2 between channel-A and channel-B. TI recommends having input
signal slope faster than 20 V/s.
100 1000
TA = 25C
VCC = 15V VCC = 12V
SUPPLY CURRENT (mA)
f = 500kHz
SUPPLY CURRENT (mA)
100
10 VCC = 10V
10
f = 100kHz
VCC = 5V
1
1
TA = 25C f = 10kHz
CL = 2200pF
0.1
0.1
100 1k 10k
1 10 100 1000
CAPACITIVE LOAD (pF)
FREQUENCY (kHz)
Figure 14. Operating Current vs Switching Frequency Figure 15. Operating Current vs Load Capacitance
11 Layout
VHIGH
Q1
RG
VTRIG CIN
Q2
Figure 17. LM5110 drives MOSFET with Driver Output Stage and MOSFET Gate-Source Capacitance
where
VDIODE is the voltage drop across hybrid output stage which varies over temperature and can be assumed to
be about 1.1 V at TJ(max) of 125C (8)
Assuming the same parameters as above, this equation yields ISOURCE(max) of 518 mA.
12.3 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.4 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.5 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 3-Sep-2017
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 3-Sep-2017
Pack Materials-Page 2
MECHANICAL DATA
DPR0010A
SDC10A (Rev A)
www.ti.com
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TIs published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, Designers) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TIs provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designers company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TIs provision of TI Resources does not expand or otherwise alter TIs applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designers non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2017, Texas Instruments Incorporated