Scribd Logo
Upload

Welcome to Scribd!

  • Distributes System Intro All

    Uploaded by

    Sumeet Verma
    4 views1 page
    Parallel Systems Multiprocessor systems (direct access to shared memory, UMA model) IInterconnection network - bus, multi-stage sweitch IE.g., Omega, Butterfly, Clos, Shuffle-exchange networks IInterconnection generation function, routing function Multicomputer parallel systems (no direct access to shared memory, NUMA model) Ibus, ring, mesh (w w/o wraparound), hypercube topologies IE.g., NYU Ultracomputer, CM* Conneciton Machine, IBM Blue gene Array processors (colocated, tightly coupled, common system clock) INiche market, e.g., DSP applica

    Original Title

    Distributes system intro all

    Copyright

    © © All Rights Reserved

    Available Formats

    DOCX, PDF, TXT or read online from Scribd

    Did you find this document useful?

    Is this content inappropriate?

    Report this Document
    Parallel Systems Multiprocessor systems (direct access to shared memory, UMA model) IInterconnection network - bus, multi-stage sweitch IE.g., Omega, Butterfly, Clos, Shuffle-exchange networks IInterconnection generation function, routing function Multicomputer parallel systems (no direct access to shared memory, NUMA model) Ibus, ring, mesh (w w/o wraparound), hypercube topologies IE.g., NYU Ultracomputer, CM* Conneciton Machine, IBM Blue gene Array processors (colocated, tightly coupled, common system clock) INiche market, e.g., DSP applica

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    4 views1 page

    Distributes System Intro All

    Uploaded by

    Sumeet Verma
    Parallel Systems Multiprocessor systems (direct access to shared memory, UMA model) IInterconnection network - bus, multi-stage sweitch IE.g., Omega, Butterfly, Clos, Shuffle-exchange networks IInterconnection generation function, routing function Multicomputer parallel systems (no direct access to shared memory, NUMA model) Ibus, ring, mesh (w w/o wraparound), hypercube topologies IE.g., NYU Ultracomputer, CM* Conneciton Machine, IBM Blue gene Array processors (colocated, tightly coupled, common system clock) INiche market, e.g., DSP applica

    Copyright:

    © All Rights Reserved
    Download as DOCX, PDF, TXT or read online from Scribd
    Flag for inappropriate content
    of 1

    Definition Autonomous processors communicating over a communication network Some characteristics

    INo common physical clock INo shared memory IGeographical seperation IAutonomy and heterogeneity

    Parallel Systems Multiprocessor systems (direct access to shared memory, UMA model) IInterconnection
    network - bus, multi-stage sweitch IE.g., Omega, Butterfly, Clos, Shuffle-exchange networks
    IInterconnection generation function, routing function Multicomputer parallel systems (no direct access
    to shared memory, NUMA model) Ibus, ring, mesh (w w/o wraparound), hypercube topologies IE.g.,
    NYU Ultracomputer, CM* Conneciton Machine, IBM Blue gene Array processors (colocated, tightly
    coupled, common system clock) INiche market, e.g., DSP applica

    You might also like