Professional Documents
Culture Documents
Microprocessor and Microcontroller Lecturer Notes PDF
Microprocessor and Microcontroller Lecturer Notes PDF
ban Location:
Date: 2010-11-22 11:52+05:30
• Computers can be generally classified by size and power as follows, though there
is considerable overlap:
• Personal computer: A small, single-user computer based on a microprocessor.
• In addition to the microprocessor, a personal computer has a keyboard for
entering data, a monitor for displaying information, and a storage device for
saving data.
• Working station: A powerful, single-user computer. A workstation is like a
personal computer, but it has a more powerful microprocessor and a higher-
quality monitor.
• Minicomputer: A multi-user computer capable of supporting from 10 to
hundreds of users simultaneously.
• Mainframe: A powerful multi-user computer capable of supporting many
hundreds or thousands of users simultaneously.
• Supercomputer: An extremely fast computer that can perform hundreds of
millions of instructions per second.
Minicomputer:
• A midsized computer. In size and power, minicomputers lie between workstations
and mainframes.
• A minicomputer, a term no longer much used, is a computer of a size intermediate
between a microcomputer and a mainframe.
• Typically, minicomputers have been stand-alone computers (computer systems
with attached terminals and other devices) sold to small and mid-size businesses
for general business applications and to large enterprises for department-level
operations.
• In recent years, the minicomputer has evolved into the "mid-range server" and is
part of a network. IBM's AS/400e is a good example.
• The AS/400 - formally renamed the "IBM iSeries," but still commonly known as
AS/400 - is a midrange server designed for small businesses and departments in
large enterprises and now redesigned so that it will work well in distributed
networks with Web applications.
• The AS/400 uses the PowerPC microprocessor with its reduced instruction set
computer technology. Its operating system is called the OS/400.
• With multi-terabytes of disk storage and a Java virtual memory closely tied into
the operating system, IBM hopes to make the AS/400 a kind of versatile all-
purpose server that can replace PC servers and Web servers in the world's
businesses, competing with both Wintel and Unix servers, while giving its present
enormous customer base an immediate leap into the Internet.
Workstation:
1) A type of computer used for engineering applications (CAD/CAM), desktop
publishing, software development, and other types of applications that require a
moderate amount of computing power and relatively high quality graphics
capabilities.
• Workstations generally come with a large, high- resolution graphics screen, at
least 64 MB (mega bytes) of RAM, built-in network support, and a graphical user
interface.
• Most workstations also have a mass storage device such as a disk drive, but a
special type of workstation, called a diskless workstation, comes without a disk
drive.
• The most common operating systems for workstations are UNIX and Windows
NT.
• In terms of computing power, workstations lie between personal computers and
minicomputers, although the line is fuzzy on both ends.
• High-end personal computers are equivalent to low-end workstations. And high-
end workstations are equivalent to minicomputers.
• Like personal computers, most workstations are single-user computers. However,
workstations are typically linked together to form a local-area network, although
they can also be used as stand-alone systems.
2) In networking, workstation refers to any computer connected to a local-area
network. It could be a workstation or a personal computer.
• Mainframe: A very large and expensive computer capable of supporting
hundreds, or even thousands, of users simultaneously. In the hierarchy that starts
with a simple microprocessors (in watches, for example) at the bottom and moves
to supercomputer at the top, mainframes are just below supercomputers.
• In some ways, mainframes are more powerful than supercomputers because they
support more simultaneous programs.
• But supercomputers can execute a single program faster than a mainframe. The
distinction between small mainframes and minicomputers is vague, depending
really on how the manufacturer wants to market its machines.
• Microcomputer: The term microcomputer is generally synonymous with
personal computer, or a computer that depends on a microprocessor.
• Microcomputers are designed to be used by individuals, whether in the form of
PCs, workstations or notebook computers.
• A microcomputer contains a CPU on a microchip (the microprocessor), a memory
system (typically ROM and RAM), a bus system and I/O ports, typically housed
in a motherboard.
• Microprocessor: A silicon chip that contains a CPU. In the world of personal
computers, the terms microprocessor and CPU are used interchangeably.
• A microprocessor (sometimes abbreviated µP) is a digital electronic component
with miniaturized transistors on a single semiconductor integrated circuit (IC).
• One or more microprocessors typically serve as a central processing unit (CPU) in
a computer system or handheld device.
• Microprocessors made possible the advent of the microcomputer.
• At the heart of all personal computers and most working stations sits a
microprocessor.
• Microprocessors also control the logic of almost all digital devices, from clock
radios to fuel-injection systems for automobiles.
• Three basic characteristics differentiate microprocessors:
• Instruction set: The set of instructions that the microprocessor can execute.
• Bandwidth: The number of bits processed in a single instruction.
• Clock speed: Given in megahertz (MHz), the clock speed determines how many
instructions per second the processor can execute.
• In both cases, the higher the value, the more powerful the CPU. For example, a 32
bit microprocessor that runs at 50MHz is more powerful than a 16-bit
microprocessor that runs at 25MHz.
• In addition to bandwidth and clock speed, microprocessors are classified as being
either RISC (reduced instruction set computer) or CISC (complex instruction set
computer).
• Supercomputer: A supercomputer is a computer that performs at or near the
currently highest operational rate for computers.
• A supercomputer is typically used for scientific and engineering applications that
must handle very large databases or do a great amount of computation (or both).
• At any given time, there are usually a few well-publicized supercomputers that
operate at the very latest and always incredible speeds.
• The term is also sometimes applied to far slower (but still impressively fast)
computers.
• Most supercomputers are really multiple computers that perform parallel
processing.
• In general, there are two parallel processing approaches: symmetric
multiprocessing (SMP) and massively parallel processing (MPP).
• Microcontroller: A highly integrated chip that contains all the components
comprising a controller.
• Typically this includes a CPU, RAM, some form of ROM, I/O ports, and timers.
• Unlike a general-purpose computer, which also includes all of these components,
a microcontroller is designed for a very specific task - to control a particular
system.
• A microcontroller differs from a microprocessor, which is a general-purpose chip
that is used to create a multi-function computer or device and requires multiple
chips to handle various tasks.
• A microcontroller is meant to be more self-contained and independent, and
functions as a tiny, dedicated computer.
• The great advantage of microcontrollers, as opposed to using larger
microprocessors, is that the parts-count and design costs of the item being
controlled can be kept to a minimum.
• They are typically designed using CMOS (complementary metal oxide
semiconductor) technology, an efficient fabrication technique that uses less power
and is more immune to power spikes than other techniques.
• Microcontrollers are sometimes called embedded microcontrollers, which just
means that they are part of an embedded system that is, one part of a larger device
or system.
• Controller: A device that controls the transfer of data from a computer to a
peripheral device and vice versa.
• For example, disk drives, display screens, keyboards and printers all require
controllers.
• In personal computers, the controllers are often single chips.
• When you purchase a computer, it comes with all the necessary controllers for
standard components, such as the display screen, keyboard, and disk drives.
• If you attach additional devices, however, you may need to insert new controllers
that come on expansion boards.
• Controllers must be designed to communicate with the computer's expansion bus.
• There are three standard bus architectures for PCs - the AT bus, PCI (Peripheral
Component Interconnect ) and SCSI.
• When you purchase a controller, therefore, you must ensure that it conforms to
the bus architecture that your computer uses.
• Short for Peripheral Component Interconnect, a local bus standard developed by
Intel Corporation.
• Most modern PCs include a PCI bus in addition to a more general IAS expansion
bus.
• PCI is also used on newer versions of the Macintosh computer.
• PCI is a 64-bit bus, though it is usually implemented as a 32 bit bus. It can run at
clock speeds of 33 or 66 MHz.
• At 32 bits and 33 MHz, it yields a throughput rate of 133 MBps.
• Short for small computer system interface, a parallel interface standard used by
Apple Macintosh computers, PCs, and many UNIX systems for attaching
peripheral devices to computers.
• Nearly all Apple Macintosh computers, excluding only the earliest Macs and the
recent iMac, come with a SCSI port for attaching devices such as disk drives and
printers.
• SCSI interfaces provide for faster data transmission rates (up to 80 megabytes per
second) than standard serial and parallel ports. In addition, you can attach many
devices to a single SCSI port, so that SCSI is really an I/O bus rather than simply
an interface
• Although SCSI is an ANSI standard, there are many variations of it, so two SCSI
interfaces may be incompatible.
• For example, SCSI supports several types of connectors.
• While SCSI has been the standard interface for Macintoshes, the iMac comes with
IDE, a less expensive interface, in which the controller is integrated into the disk
or CD-ROM drive.
• The following varieties of SCSI are currently implemented:
• SCSI-1: Uses an 8-bit bus, and supports data rates of 4 MBps.
• SCSI-2: Same as SCSI-1, but uses a 50-pin connector instead of a 25-pin
connector, and supports multiple devices. This is what most people mean when
they refer to plain SCSI.
• Wide SCSI: Uses a wider cable (168 cable lines to 68 pins) to support 16-bit
transfers.
• Fast SCSI: Uses an 8-bit bus, but doubles the clock rate to support data rates of 10
MBps.
• Fast Wide SCSI: Uses a 16-bit bus and supports data rates of 20 MBps.
• Ultra SCSI: Uses an 8-bit bus, and supports data rates of 20 MBps.
• Wide Ultra2 SCSI: Uses a 16-bit bus and supports data rates of 80 MBps.
• SCSI-3: Uses a 16-bit bus and supports data rates of 40 MBps. Also called Ultra
Wide SCSI.
• Ultra2 SCSI: Uses an 8-bit bus and supports data rates of 40 MBps.
CP
CPU MEMORY
MEMORY
I/O PORTS
I/O PORTS
Definitions:
• A Digital Signal Processor is a special-purpose CPU (Central Processing Unit)
that provides ultra-fast instruction sequences, such as shift and add, and multiply
and add, which are commonly used in math-intensive signal processing
applications.
• A digital signal processor (DSP) is a specialized microprocessor designed
specifically for digital signal processing, generally in real time.
Digital
– operating by the use of discrete signals to represent data in the form of
numbers.
Signal
– a variable parameter by which information is conveyed through an
electronic circuit.
Processing
– to perform operations on data according to programmed instructions.
Digital Signal processing
– changing or analysing information which is measured as discrete
sequences of numbers.
• Digital signal processing (DSP) is the study of signals in a digital representation
and the processing methods of these signals.
• DSP and analog signal processing are subfields of signal processing.
DAP System
Multiply-accumulate hardware:
• Multiply accumulate is the most frequently used operation in digital signal
processing.
• In order to implement this efficiently, the DSP has an hardware multiplier, an
accumulator with an adequate number of bits to hold the sum of products and at
explicit multiply-accumulate instructions.
• Harvard architecture: in this memory architecture, there are two memory spaces.
Program memory and data memory.
X Y
n n
Multiplier
Product register
2n
ADD / SUB
Accumulator
2n
A MAC
X Y
16 16
Multiplier
32
40
ADD / SUB
40
Guard bits
8 32
Processing Result
unit Data bus
Operands
Status Opcode
Instructions Data / Instructions
Status Opcode
Control unit
Program memory
Instructions
Address
Harvard Architecture
Status Opcode
Control unit
program memory
Instructions
Address
MEMORY Peripheral
Program Data / Data Serial
ROM program DARAM port 1
SARAM Data /
program Serial
DARAM port 2
TDM
Serial port
Program bus Buffered
serial port
Memory Program controller Memory CALU CPU
control Multiplier Timer
Program counter mapped
Multiproc Status/control registers Accumulator Parallel Host
essing registers ACC buffer logic unit port
Auxiliary shifters (PAL) interface
Interrupt Hardware stack Resisters arithmetic
Generation logic Arithmetic
Initialisation logic unit Test /
Oscillator/ Instruction register Unit (ARAU) (ALU) emulation
timer
Data bus
Internal Architecture of the TMS320C5X DSP
• The advantages of DSP are:
Versatility:
• digital systems can be reprogrammed for other applications (at least where
programmable DSP chips are used)
• digital systems can be ported to different hardware (for example a different DSP
chip or board level product)
Repeatability:
• digital systems can be easily duplicated
• digital system responses do not drift with temperature
X1 1 40 Vcc
X2 39 HOLD
2 DMA
RESE OUT 3 38 HLDA
SOD 4 37 CLK ( OUT)
Serial i/p, o/p signals RESET IN
SID 5 36
TRAP 6 35 READY
7
IO / M
RST 7.5 34
RST 6.5 8 33 S1
RST 5.5
9
8085 A 32 RD
INTR 10 31 WR
IN T A 11
30 ALE
AD0 12
29 S0
AD1 13
28 A15
AD2 A14
14 27
AD3 15 26 A13
AD4 25 A12
16
AD5 24 A11
17
AD6 18 23 A10
AD7 19 22 A9
VSS 20 21 A8
INT
SERIAL I / O CONTROL
INTERRUPT CONTROL
8 BIT INTERNAL
DATA BUS
INSTRUCTION
ACCUMU- (8) MULTIPLXER
REGISTER( 8 )
LATOR TEMP REG
(8) R W(8)
E TEMP. REG.
G C REG ( 8 )
B REG ( 8 )
FLAG ( 5) .
S D REG ( 8 )
FLIP FLOPS E REG ( 8 )
E
INSTRUCTION H REG ( 8 ) L REG ( 8 )
ARITHEMETIC L
DECODER AND E
LOGIC UNIT ( ALU) STACK POINTER ( 16 )
MACHINE C
ENCODING PROGRAM COUNTER ( 16 )
(8) T
+5V INCREAMENT / DECREAMENT
ADDRESS LATCH ( 16 )
GND
CLK A 15 – A8
RESET IN
OUT READY RD WR ALE S0 S1 IO / M HOLD HLDA RESET OUT ADDRESS BUS
AD7 – AD0 ADDRESS /
BUFFER BUS
Block Diagram
Flag Registers
D7 D6 D5 D4 D3 D2 D1 D0
S Z AC P CY
COMBININATON
B & C, D & E, H&L
Memory
• Program, data and stack memories occupy the same memory space. The total
addressable memory size is 64 KB.
• Program memory - program can be located anywhere in memory. Jump, branch
and call instructions use 16-bit addresses, i.e. they can be used to jump/branch
anywhere within 64 KB. All jump/branch instructions use absolute addressing.
• Data memory - the processor always uses 16-bit addresses so that data can be
placed anywhere.
• Stack memory is limited only by the size of memory. Stack grows downward.
• First 64 bytes in a zero memory page should be reserved for vectors used by RST
instructions.
Interrupts
• The processor has 5 interrupts. They are presented below in the order of their
priority (from lowest to highest):
•
• INTR is maskable 8080A compatible interrupt. When the interrupt occurs the
processor fetches from the bus one instruction, usually one of these instructions:
• One of the 8 RST instructions (RST0 - RST7). The processor saves current
program counter into stack and branches to memory location N * 8 (where N is a
3-bit number from 0 to 7 supplied with the RST instruction).
• CALL instruction (3 byte instruction). The processor calls the subroutine, address
of which is specified in the second and third bytes of the instruction.
• RST5.5 is a maskable interrupt. When this interrupt is received the processor
saves the contents of the PC register into stack and branches to 2CH
(hexadecimal) address.
• RST6.5 is a maskable interrupt. When this interrupt is received the processor
saves the contents of the PC register into stack and branches to 34H
(hexadecimal) address.
• RST7.5 is a maskable interrupt. When this interrupt is received the processor
saves the contents of the PC register into stack and branches to 3CH
(hexadecimal) address.
• TRAP is a non-maskable interrupt. When this interrupt is received the processor
saves the contents of the PC register into stack and branches to 24H
(hexadecimal) address.
• All maskable interrupts can be enabled or disabled using EI and DI instructions.
RST 5.5, RST6.5 and RST7.5 interrupts can be enabled or disabled individually
using SIM instruction.
Reset Signals
• RESET IN: When this signal goes low, the program counter (PC) is set to Zero,
µp is reset and resets the interrupt enable and HLDA flip-flops.
• The data and address buses and the control lines are 3-stated during RESET and
because of asynchronous nature of RESET, the processor internal registers and
flags may be altered by RESET with unpredictable results.
• RESET IN is a Schmitt-triggered input, allowing connection to an R-C network
for power-on RESET delay.
• Upon power-up, RESET IN must remain low for at least 10 ms after minimum
Vcc has been reached.
• For proper reset operation after the power – up duration, RESET IN should be
kept low a minimum of three clock periods.
• The CPU is held in the reset condition as long as RESET IN is applied. Typical
Power-on RESET RC values R1 = 75KΩ, C1 = 1µF.
• RESET OUT: This signal indicates that µp is being reset. This signal can be used
to reset other devices. The signal is synchronized to the processor clock and lasts
an integral number of clock periods.
Serial communication Signal
• SID - Serial Input Data Line: The data on this line is loaded into accumulator bit
7 whenever a RIM instruction is executed.
• SOD – Serial Output Data Line: The SIM instruction loads the value of bit 7 of
the accumulator into SOD latch if bit 6 (SOE) of the accumulator is 1.
DMA Signals
• HOLD: Indicates that another master is requesting the use of the address and data
buses. The CPU, upon receiving the hold request, will relinquish the use of the
bus as soon as the completion of the current bus transfer.
• Internal processing can continue. The processor can regain the bus only after the
HOLD is removed.
• When the HOLD is acknowledged, the Address, Data RD, WR and IO/M lines are
3-stated.
• HLDA: Hold Acknowledge: Indicates that the CPU has received the HOLD
request and that it will relinquish the bus in the next clock cycle.
• HLDA goes low after the Hold request is removed. The CPU takes the bus one
half-clock cycle after HLDA goes low.
• READY: This signal Synchronizes the fast CPU and the slow memory,
peripherals.
• If READY is high during a read or write cycle, it indicates that the memory or
peripheral is ready to send or receive data.
• If READY is low, the CPU will wait an integral number of clock cycle for
READY to go high before completing the read or write cycle.
• READY must conform to specified setup and hold times.
Registers
• Accumulator or A register is an 8-bit register used for arithmetic, logic, I/O and
load/store operations.
• Flag Register has five 1-bit flags.
• Sign - set if the most significant bit of the result is set.
• Zero - set if the result is zero.
• Auxiliary carry - set if there was a carry out from bit 3 to bit 4 of the result.
• Parity - set if the parity (the number of set bits in the result) is even.
• Carry - set if there was a carry during addition, or borrow during
subtraction/comparison/rotation.
General Registers
• 8-bit B and 8-bit C registers can be used as one 16-bit BC register pair. When
used as a pair the C register contains low-order byte. Some instructions may use
BC register as a data pointer.
• 8-bit D and 8-bit E registers can be used as one 16-bit DE register pair. When
used as a pair the E register contains low-order byte. Some instructions may use
DE register as a data pointer.
• 8-bit H and 8-bit L registers can be used as one 16-bit HL register pair. When
used as a pair the L register contains low-order byte. HL register usually contains
a data pointer used to reference memory addresses.
• Stack pointer is a 16 bit register. This register is always
decremented/incremented by 2 during push and pop.
• Program counter is a 16-bit register.
Instruction Set
• 8085 instruction set consists of the following instructions:
• Data moving instructions.
• Arithmetic - add, subtract, increment and decrement.
• Logic - AND, OR, XOR and rotate.
• Control transfer - conditional, unconditional, call subroutine, return from
subroutine and restarts.
• Input/Output instructions.
• Other - setting/clearing flag bits, enabling/disabling interrupts, stack operations,
etc.
Addressing mode
• Register - references the data in a register or in a register pair.
Register indirect - instruction specifies register pair containing address, where
the data is located.
Direct, Immediate - 8 or 16-bit data.
Module 1: learning unit 3
8086 Microprocessor
•It is a 16-bit µp.
•8086 has a 20 bit address bus can access up to 220 memory locations (1 MB).
•It can support up to 64K I/O ports.
•It provides 14, 16 -bit registers.
•It has multiplexed address and data bus AD0- AD15 and A16 – A19.
•It requires single phase clock with 33% duty cycle to provide internal timing.
•8086 is designed to operate in two modes, Minimum and Maximum.
•It can prefetches upto 6 instruction bytes from memory and queues them in order to
speed up instruction execution.
•It requires +5V power supply.
•A 40 pin dual in line package
Minimum and Maximum Modes:
•The minimum mode is selected by applying logic 1 to the MN / MX input pin. This is a
single microprocessor configuration.
•The maximum mode is selected by applying logic 0 to the MN / MX input pin. This is a
multi micro processors configuration.
GND 1 40 VCC
AD14 39 AD15
2
AD13 3 38 A16 / S3
AD12 4 37 A17 / S4
AD11 5 36 A18 / S5
AD10 6 35 A19/S6
AD9 7 34 BHE / S7
____
AD8
AD7
8 8086 33 MN/ MX
AD6
9
10
CPU 32 RD _____ _____
RQ / GT0 ( HOLD)
31 ___ _____
AD5 11 RQ / GT1
AD4
30 ( HLDA)
12 _______ ___
29 LOCK (WR) ____
AD3 13
28 ___ S2 (M / IO )
___
AD2
14 27 S1 (DT / R )
_____
AD1 15 26
AD0 S0 ( DEN )
16 25 ________ QS0 (ALE)
NMI 24 QS1 ( INTA )
17
INTR 18 23 TEST
CLK 19 22
READY
GND 20 21
RESET
Pin Diagram of 8086
VCC GND
INTR
M / IO
MEMORY I
/O
HOLD DMA ____ DT / R
CONTROLS
INTERFACE RD
_____
HLDA
WR
VCC
DEN
MODE
____
SELECT READY
MN / MX
CLK
AH AL
ADDRESS BUS
BH BL ∑
CH CL ( 20 )
GENERAL DH DL BITS
REGISTERS
SP DATA BUS
BP
( 16 )
SI BITS
DI
ES
CS
SS
DS
ALU DATA IP
8
16 BITS 0
BUS 8
6
TEMPORARY REGISTERS CONTR B
OL U
LOGIC S
EU INSTRUCTION QUEUE
ALU CONTROQ BUS
L 1 2 3 4 5 6
SYSTEM
8 BIT
is not requesting it to read or write operands from memory, the BIU is free to look ahead
in the program by prefetching the next sequential instruction.
•These prefetching instructions are held in its FIFO queue. With its 16 bit data bus, the
BIU fetches two instruction bytes in a single memory cycle.
•After a byte is loaded at the input end of the queue, it automatically shifts up through the
FIFO to the empty location nearest the output.
•The EU accesses the queue from the output end. It reads one instruction byte after the
other from the output of the queue. If the queue is full and the EU is not requesting access
to operand in memory.
•These intervals of no bus activity, which may occur between bus cycles are known as
Idle state.
•If the BIU is already in the process of fetching an instruction when the EU request it to
read or write operands from memory or I/O, the BIU first completes the instruction fetch
bus cycle before initiating the operand read / write cycle.
•The BIU also contains a dedicated adder which is used to generate the 20bit physical
address that is output on the address bus. This address is formed by adding an appended
16 bit segment address and a 16 bit offset address.
•For example: The physical address of the next instruction to be fetched is formed by
combining the current contents of the code segment CS register and the current contents
of the instruction pointer IP register.
•The BIU is also responsible for generating bus control signals such as those for memory
read or write and I/O read or write.
EXECUTION UNIT
The Execution unit is responsible for decoding and executing all instructions.
•The EU extracts instructions from the top of the queue in the BIU, decodes them,
generates operands if necessary, passes them to the BIU and requests it to perform the
read or write bys cycles to memory or I/O and perform the operation specified by the
instruction on the operands.
•During the execution of the instruction, the EU tests the status and control flags and
updates them based on the results of executing the instruction.
•If the queue is empty, the EU waits for the next instruction byte to be fetched and shifted
to top of the queue.
•When the EU executes a branch or jump instruction, it transfers control to a location
corresponding to another set of sequential instructions.
•Whenever this happens, the BIU automatically resets the queue and then begins to fetch
instructions from this new location to refill the queue.
Module 1 and learning unit 4:
Signal Description of 8086•The Microprocessor 8086 is a 16-bit CPU available in
different clock rates and packaged in a 40 pin CERDIP or plastic package.
•The 8086 operates in single processor or multiprocessor configuration to achieve high
performance. The pins serve a particular function in minimum mode (single processor
mode) and other function in maximum mode configuration (multiprocessor mode ).
•The 8086 signals can be categorised in three groups. The first are the signal having
common functions in minimum as well as maximum mode.
•The second are the signals which have special functions for minimum mode and third
are the signals having special functions for maximum mode.
• BHE /S7: The bus high enable is used to indicate the transfer of data over the higher
order ( D15-D8 ) data bus as shown in table. It goes low for the data transfer over D15-
D8 and is used to derive chip selects of odd address memory bank or peripherals. BHE is
low during T1 for read, write and interrupt acknowledge cycles, whenever a byte is to be
transferred on higher byte of data bus. The status information is available during T2, T3
and T4. The signal is active low and tristated during hold. It is low during T1 for the first
pulse of the interrupt acknowledges cycle.
BHE A0 Indication
0 0 Whole word
0 1 Upper byte from or to odd
evenaddress
address
1 0 Lower byte from or to even address
1 1 None
• RD Read: This signal on low indicates the peripheral that the processor is performing s
memory or I/O read operation. RD is active low and shows the state for T2, T3, Tw of
any read cycle. The signal remains tristated during the hold acknowledge.
•READY: This is the acknowledgement from the slow device or memory that they have
completed the data transfer. The signal made available by the devices is synchronized by
the 8284A clock generator to provide ready input to the 8086. the signal is active high.
•INTR-Interrupt Request: This is a triggered input. This is sampled during the last
clock cycles of each instruction to determine the availability of the request. If any
interrupt request is pending, the processor enters the interrupt acknowledge cycle.
•This can be internally masked by resulting the interrupt enable flag. This signal is active
high and internally synchronized.
• TEST This input is examined by a ‘WAIT’ instruction. If the TEST pin goes low,
execution will continue, else the processor remains in an idle state. The input is
synchronized internally during each clock cycle on leading edge of clock.
•CLK- Clock Input: The clock input provides the basic timing for processor operation
and bus control activity. Its an asymmetric square wave with 33% duty cycle.
•MN/ MX : The logic level at this pin decides whether the processor is to operate in either
minimum or maximum mode.
•The following pin functions are for the minimum mode operation of 8086.
•M/ IO – Memory/IO: This is a status line logically equivalent to S2 in maximum mode.
When it is low, it indicates the CPU is having an I/O operation, and when it is high, it
indicates that the CPU is having a memory operation. This line becomes active high in
the previous T4 and remains active till final T4 of the current cycle. It is tristated during
local bus “hold acknowledge “.
• INTA Interrupt Acknowledge: This signal is used as a read strobe for interrupt
acknowledge cycles. i.e. when it goes low, the processor has accepted the interrupt.
•ALE – Address Latch Enable: This output signal indicates the availability of the valid
address on the address/data lines, and is connected to latch enable input of latches. This
signal is active high and is never tristated.
•DT/ R – Data Transmit/Receive: This output is used to decide the direction of data
flow through the transreceivers (bidirectional buffers). When the processor sends out
data, this signal is high and when the processor is receiving data, this signal is low.
•DEN – Data Enable: This signal indicates the availability of valid data over the
address/data lines. It is used to enable the transreceivers ( bidirectional buffers ) to
separate the data from the multiplexed address/data signal. It is active from the middle of
T2 until the middle of T4. This is tristated during ‘ hold acknowledge’ cycle.
•HOLD, HLDA- Acknowledge: When the HOLD line goes high, it indicates to the
processor that another master is requesting the bus access.
•The processor, after receiving the HOLD request, issues the hold acknowledge signal on
HLDA pin, in the middle of the next clock cycle after completing the current bus
cycle.•At the same time, the processor floats the local bus and control lines. When the
processor detects the HOLD line low, it lowers the HLDA signal. HOLD is an
asynchronous input, and is should be externally synchronized.
•If the DMA request is made while the CPU is performing a memory or I/O cycle, it will
release the local bus during T4 provided:
1.The request occurs on or before T2 state of the current cycle.
2.The current cycle is not operating over the lower byte of a word.
3.The current cycle is not the first acknowledge of an interrupt acknowledge sequence.
•The queue is updated after every byte is read from the queue but the fetch cycle is
initiated by BIU only if at least two bytes of the queue are empty and the EU may be
concurrently executing the fetched instructions.
•The next byte after the instruction is completed is again the first opcode byte of the next
instruction. A similar procedure is repeated till the complete execution of the
program.•The fetch operation of the next instruction is overlapped with the execution of
the current instruction. As in the architecture, there are two separate units, namely
Execution unit and Bus interface unit.
•While the execution unit is busy in executing an instruction, after it is completely
decoded, the bus interface unit may be fetching the bytes of the next instruction from
memory, depending upon the queue status.
QS1 QS0 Indication
0 0 No operation
0 1 First byte of the opcode from the queue
1 0 Empty queue
1 1 Subsequent byte from the queue
• RQ / GT0 , RQ / GT1 – Request/Grant: These pins are used by the other local bus master
in maximum mode, to force the processor to release the local bus at the end of the
processor current bus cycle.
•Each of the pin is bidirectional with RQ/GT0 having higher priority than RQ/GT1.
•RQ/GT pins have internal pull-up resistors and may be left unconnected.
•Request/Grant sequence is as follows:
1.A pulse of one clock wide from another bus master requests the bus access to 8086.
2.During T4(current) or T1(next) clock cycle, a pulse one clock wide from 8086 to the
requesting master, indicates that the 8086 has allowed the local bus to float and that it
will enter the ‘hold acknowledge’ state at next cycle. The CPU bus interface unit is likely
to be disconnected from the local bus of the system.
3.A one clock wide pulse from the another master indicates to the 8086 that the hold
request is about to end and the 8086 may regain control of the local bus at the next clock
cycle. Thus each master to master exchange of the local bus is a sequence of 3 pulses.
There must be at least one dead clock cycle after each bus exchange.
•The request and grant pulses are active low.
•For the bus request those are received while 8086 is performing memory or I/O cycle,
the granting of the bus is governed by the rules as in case of HOLD and HLDA in
minimum mode.
General Bus Operation:
•The 8086 has a combined address and data bus commonly referred as a time multiplexed
address and data bus.
•The main reason behind multiplexing address and data over the same pins is the
maximum utilisation of processor pins and it facilitates the use of 40 pin standard DIP
package.
•The bus can be demultiplexed using a few latches and transreceivers, when ever
required.
•Basically, all the processor bus cycles consist of at least four clock cycles. These are
referred to as T1, T2, T3, T4. The address is transmitted by the processor during T1. It is
present on the bus only for one cycle.
•The negative edge of this ALE pulse is used to separate the address and the data or status
information. In maximum mode, the status lines S0, S1 and S2 are used to indicate the
type of operation.
•Status bits S3 to S7 are multiplexed with higher order address bits and the BHE signal.
Address is valid during T1 while status bits S3 to S7 are valid during T2 through T4.
ALE
S2 – S0
A19-A16 S3-S7 A19-A16 S3-S7
Add/stat
BHE Bus reserve BHE
Add/data for Data In Data Out D15 – D0
A0-A15 D15-D0 A0-A15 D15-D0
RD/INTA
Ready
READY Ready
DT/R Wait Wait
DEN
•Transreceivers are the bidirectional buffers and some times they are called as data
amplifiers. They are required to separate the valid data from the time multiplexed
address/data signals.
•They are controlled by two signals namely, DEN and DT/R.
•The DEN signal indicates the direction of data, i.e. from or to the processor. The system
contains memory for the monitor and users program storage.
•Usually, EPROM are used for monitor storage, while RAM for users program storage. A
system may contain I/O devices.
•The working of the minimum mode configuration system can be better described in
terms of the timing diagrams rather than qualitatively describing the operations.
•The opcode fetch and read cycles are similar. Hence the timing diagram can be
categorized in two parts, the first is the timing diagram for read cycle and the second is
the timing diagram for write cycle.
•The read cycle begins in T1 with the assertion of address latch enable (ALE) signal and
also M / IO signal. During the negative going edge of this signal, the valid address is
latched on the local bus.
•The BHE and A0 signals address low, high or both bytes. From T1 to T4 , the M/IO
signal indicates a memory or I/O operation.
•At T2, the address is removed from the local bus and is sent to the output. The bus is
then tristated. The read (RD) control signal is also activated in T2.
•The read (RD) signal causes the address device to enable its data bus drivers. After RD
goes low, the valid data is available on the data bus.
•The addressed device will drive the READY line high. When the processor returns the
read signal to high level, the addressed device will again tristate its bus drivers.
•A write cycle also begins with the assertion of ALE and the emission of the address. The
M/IO signal is again asserted to indicate a memory or I/O operation. In T2, after sending
the address in T1, the processor sends the data to be written to the addressed location.
•The data remains on the bus until middle of T4 state. The WR becomes active at the
beginning of T2 (unlike RD is somewhat delayed in T2 to provide time for floating).
•The BHE and A0 signals are used to select the proper byte or bytes of memory or I/O
word to be read or write.
•The M/IO, RD and WR signals indicate the type of data transfer as specified in table
below.
T1 T2 T3 TW T4 T1
Clk
ALE
BHE S7 – S3
ADD / STATUS A19 – A16
WR
DEN
DT / R
Clk
HOLD
HLDA
Maximum Mode 8086 System •In the maximum mode, the 8086 is operated by
strapping the MN/MX pin to ground.
•In this mode, the processor derives the status signal S2, S1, S0. Another chip called bus
controller derives the control signal using this status information.
•In the maximum mode, there may be more than one microprocessor in the system
configuration.
•The components in the system are same as in the minimum mode system.
•The basic function of the bus controller chip IC8288, is to derive control signals like RD
and WR ( for memory and I/O devices), DEN, DT/R, ALE etc. using the information by
the processor on the status lines.
•The bus controller chip has input lines S2, S1, S0 and CLK. These inputs to 8288 are
driven by CPU.
•It derives the outputs ALE, DEN, DT/R, MRDC, MWTC, AMWC, IORC, IOWC and
AIOWC. The AEN, IOB and CEN pins are specially useful for multiprocessor systems.
•AEN and IOB are generally grounded. CEN pin is usually tied to +5V. The significance
of the MCE/PDEN output depends upon the status of the IOB pin.
•If IOB is grounded, it acts as master cascade enable to control cascade 8259A, else it
acts as peripheral data enable used in the multiple bus configurations.
•INTA pin used to issue two interrupt acknowledge pulses to the interrupt controller or to
an interrupting device.
•IORC, IOWC are I/O read command and I/O write command signals respectively. These
signals enable an IO interface to read or write the data from or to the address port.
•The MRDC, MWTC are memory read command and memory write command signals
respectively and may be used as memory read or write signals.
•All these command signals instructs the memory to accept or send data from or to the
bus.
•For both of these write command signals, the advanced signals namely AIOWC and
AMWTC are available.
•Here the only difference between in timing diagram between minimum mode and
maximum mode is the status signals used and the available control and advanced
command signals.
Clk DEN
S0 DT/ R Control bus
S1 8288 IORC
S2 IOWT
AEN MWTC
Reset Reset S0
Clk IOB
S1 CEN AL MRDC
Generator Clk
S2
RDY 8284 Ready + 5V
8086
CLK
AD6-AD15 A/D Address bus
A16-A19 Latches
A
dd
DT/R bu
BHE A0
DIR
Data CS0H CS0L RD CS WR RD
buffer WR
DEN G Memory Peripheral
Data bus
•R0, S1, S2 are set at the beginning of bus cycle.8288 bus controller will output a pulse
as on the ALE and apply a required signal to its DT / R pin during T1.
•In T2, 8288 will set DEN=1 thus enabling transceivers, and for an input it will activate
MRDC or IORC. These signals are activated until T4. For an output, the AMWC or
AIOWC is activated from T2 to T4 and MWTC or IOWC is activated from T3 to T4.
•The status bit S0 to S2 remains active until T3 and become passive during T3 and T4.
•If reader input is not activated before T3, wait state will be inserted between T3 and T4.
•Timings for RQ/ GT Signals:
The request/grant response sequence contains a series of three pulses. The request/grant
pins are checked at each rising pulse of clock input.
•When a request is detected and if the condition for HOLD request are satisfied, the
processor issues a grant pulse over the RQ/GT pin immediately during T4 (current) or T1
(next) state.
•When the requesting master receives this pulse, it accepts the control of the bus, it sends
a release pulse to the processor using RQ/GT pin.
Clk
ALE
MRDC
DT / R
DEN
Clk
ALE
ADD/STATUS BHE S7 – S3
MWTC or IOWC
DT / R high
DEN
Clk
RQ / GT
•The minimum mode signal can be divided into the following basic groups: address/data
bus, status, control, interrupt and DMA.
•Address/Data Bus: these lines serve two functions. As an address bus is 20 bits long
and consists of signal lines A0 through A19. A19 represents the MSB and A0 LSB. A
20bit address gives the 8086 a 1Mbyte memory address space. More over it has an
independent I/O address space which is 64K bytes in length.
•The 16 data bus lines D0 through D15 are actually multiplexed with address lines A0
through A15 respectively. By multiplexed we mean that the bus work as an address bus
during first machine cycle and as a data bus during next machine cycles. D15 is the MSB
and D0 LSB.
•When acting as a data bus, they carry read/write data for memory, input/output data for
I/O devices, and interrupt type codes from an interrupt controller.
Vcc GND
INTR
A0-A15,A16/S3 – A19/S6
INTA
Interrupt
Address / data bus
interface
TEST
D0 – D15
NMI
8086
MPU ALE
RESET
BHE / S7
M / IO Memory I/O
HOLD controls
DMA DT / R
interface
HLDA RD
WR
Vcc
DEN
Mode select
READY
MN / MX
CLK clock
•Status line S5 reflects the status of another internal characteristic of the 8086. It is the
logic level of the internal enable flag. The last status bit S6 is always at the logic 0 level.
S4 S3 Segment Register
0 0 Extra
0 1 Stack
1 0 Code / none
1 1 Data
•On the other hand, logic 0 at DT/R signals that the bus is in the receive mode. This
corresponds to reading data from memory or input of data from an input port.
•The signal read RD and write WR indicates that a read bus cycle or a write bus cycle is
in progress. The 8086 switches WR to logic 0 to signal external device that valid write or
output data are on the bus.
• On the other hand, RD indicates that the 8086 is performing a read of data of the bus.
During read operations, one other control signal is also supplied. This is DEN ( data
enable) and it signals external devices when they should put data on the bus.
•There is one other control signal that is involved with the memory and I/O interface.
This is the READY signal.
•READY signal is used to insert wait states into the bus cycle such that it is extended by
a number of clock periods. This signal is provided by an external clock generator device
and can be supplied by the memory or I/O sub-system to signal the 8086 when they are
ready to permit the data transfer to be completed.
•Interrupt signals: The key interrupt interface signals are interrupt request (INTR) and
interrupt acknowledge ( INTA).
•INTR is an input to the 8086 that can be used by an external device to signal that it need
to be serviced.
•Logic 1 at INTR represents an active interrupt request. When an interrupt request has
been recognized by the 8086, it indicates this fact to external circuit with pulse to logic 0
at the INTA output.
•The TEST input is also related to the external interrupt interface. Execution of a WAIT
instruction causes the 8086 to check the logic level at the TEST input.
•If the logic 1 is found, the MPU suspend operation and goes into the idle state. The 8086
no longer executes instructions, instead it repeatedly checks the logic level of the TEST
input waiting for its transition back to logic 0.
•As TEST switches to 0, execution resume with the next instruction in the program. This
feature can be used to synchronize the operation of the 8086 to an event in external
hardware.
•There are two more inputs in the interrupt interface: the nonmaskable interrupt NMI and
the reset interrupt RESET.
•On the 0-to-1 transition of NMI control is passed to a nonmaskable interrupt service
routine. The RESET input is used to provide a hardware reset for the 8086. Switching
RESET to logic 0 initializes the internal register of the 8086 and initiates a reset service
routine.
•DMA Interface signals:The direct memory access DMA interface of the 8086
minimum mode consist of the HOLD and HLDA signals.
•When an external device wants to take control of the system bus, it signals to the 8086
by switching HOLD to the logic 1 level. At the completion of the current bus cycle, the
8086 enters the hold state. In the hold state, signal lines AD0 through AD15, A16/S3
through A19/S6, BHE, M/IO, DT/R, RD, WR, DEN and INTR are all in the high Z state.
The 8086 signals external device that it is in this state by switching its HLDA output to
logic 1 level.
Maximum Mode Interface
•When the 8086 is set for the maximum-mode configuration, it provides signals for
implementing a multiprocessor / coprocessor system environment.
•By multiprocessor environment we mean that one microprocessor exists in the system
and that each processor is executing its own program.
•Usually in this type of system environment, there are some system resources that are
common to all processors.
•They are called as global resources. There are also other resources that are assigned to
specific processors. These are known as local or private resources.
•Coprocessor also means that there is a second processor in the system. In this two
processor does not access the bus at the same time.
•One passes the control of the system bus to the other and then may suspend its operation.
•In the maximum-mode 8086 system, facilities are provided for implementing allocation
of global resources and passing bus control to other microprocessor or coprocessor.
INIT
Multi Bus
S0 BUSY
S1 CBRQ
S2 8289 BPRO
LOCK Bus BPRN
CRQLCK
CLK RESB BREQ
Vcc GND SYSB/RESB
ANYREQ CLK AEN IOB BCLK
Status Inputs
CPU Cycles 8288
S2 S1 S0 Command
0 0 0 Interrupt Acknowledge INTA
0 0 1 Read I/O Port IORC
0 1 0 Write I/O Port IOWC, AIOWC
0 1 1 Halt None
1 0 0 Instruction Fetch MRDC
•Base register consists of two 8-bit registers BL and BH, which can be combined together
and used as a 16-bit register BX. BL in this case contains the low-order byte of the word,
and BH contains the high-order byte. BX register usually contains a data pointer used for
based, based indexed or register indirect addressing.
•Count register consists of two 8-bit registers CL and CH, which can be combined
together and used as a 16-bit register CX. When combined, CL register contains the low-
order byte of the word, and CH contains the high-order byte. Count register can be used
in Loop, shift/rotate instructions and as a counter in string manipulation,.
•Data register consists of two 8-bit registers DL and DH, which can be combined
together and used as a 16-bit register DX. When combined, DL register contains the low-
order byte of the word, and DH contains the high-order byte. Data register can be used as
a port number in I/O operations. In integer 32-bit multiply and divide instruction the DX
register contains high-order word of the initial or resulting number.
•The following registers are both general and index registers:
•Stack Pointer (SP) is a 16-bit register pointing to program stack.
•Base Pointer (BP) is a 16-bit register pointing to data in stack segment. BP register is
usually used for based, based indexed or register indirect addressing.
•Source Index (SI) is a 16-bit register. SI is used for indexed, based indexed and register
indirect addressing, as well as a source data address in string manipulation instructions.
•Destination Index (DI) is a 16-bit register. DI is used for indexed, based indexed and
register indirect addressing, as well as a destination data address in string manipulation
instructions.
Other registers:
•Instruction Pointer (IP) is a 16-bit register.
•Flags is a 16-bit register containing 9 one bit flags.
•Overflow Flag (OF) - set if the result is too large positive number, or is too small
negative number to fit into destination operand.
•Direction Flag (DF) - if set then string manipulation instructions will auto-decrement
index registers. If cleared then the index registers will be auto-incremented.
•Interrupt-enable Flag (IF) - setting this bit enables maskable interrupts.
•Single-step Flag (TF) - if set then single-step interrupt will occur after the next
instruction.
•Sign Flag (SF) - set if the most significant bit of the result is set.
•Zero Flag (ZF) - set if the result is zero.
•Auxiliary carry Flag (AF) - set if there was a carry from or borrow to bits 0-3 in the AL
register.
•Parity Flag (PF) - set if parity (the number of "1" bits) in the low-order byte of the
result is even.
•Carry Flag (CF) - set if there was a carry from or borrow to the most significant bit
during last result calculation.
Addressing Modes
•Implied - the data value/data address is implicitly associated with the instruction.
•Register - references the data in a register or in a register pair.
•Immediate - the data is provided in the instruction.
•Direct - the instruction operand specifies the memory address where data is located.
For interrupt response time information, refer to the hardware description chapter.
2
0509C–8051–07/06
Table 1-2. Instruction Set Summary (Continued)
8 9 A B C D E F
3
0509C–8051–07/06
8051 Microcontroller Instruction Set
ADD A,direct Add direct byte to 2 12 ANL A,direct AND direct byte to 2 12
Accumulator Accumulator
ADD A,@Ri Add indirect RAM to 1 12 ANL A,@Ri AND indirect RAM to 1 12
Accumulator Accumulator
ADD A,#data Add immediate data to 2 12 ANL A,#data AND immediate data to 2 12
Accumulator Accumulator
ADDC A,direct Add direct byte to 2 12 ANL direct,#data AND immediate data to 3 24
Accumulator with Carry direct byte
SUBB A,direct Subtract direct byte from 2 12 ORL A,#data OR immediate data to 2 12
Acc with borrow Accumulator
Note: 1. All mnemonics copyrighted © Intel Corp., 1980. RL A Rotate Accumulator Left 1 12
SWAP A Swap nibbles within the 1 12 PUSH direct Push direct byte onto 2 24
Accumulator stack
MOV Rn,#data Move immediate data to 2 12 CLR bit Clear direct bit 2 12
register
SETB C Set Carry 1 12
MOV direct,A Move Accumulator to 2 12
SETB bit Set direct bit 2 12
direct byte
CPL C Complement Carry 1 12
MOV direct,Rn Move register to direct 2 24
byte CPL bit Complement direct bit 2 12
MOV direct,direct Move direct byte to direct 3 24 ANL C,bit AND direct bit to CARRY 2 24
MOV direct,@Ri Move indirect RAM to 2 24 ANL C,/bit AND complement of 2 24
direct byte direct bit to Carry
MOV direct,#data Move immediate data to 3 24 ORL C,bit OR direct bit to Carry 2 24
direct byte
ORL C,/bit OR complement of direct 2 24
MOV @Ri,A Move Accumulator to 1 12 bit to Carry
indirect RAM
MOV C,bit Move direct bit to Carry 2 12
MOV @Ri,direct Move direct byte to 2 24
indirect RAM MOV bit,C Move Carry to direct bit 2 24
NOP No Operation 1 12
E3 1 MOVX A,@R1
E4 1 CLR A
E6 1 MOV A,@R0
E7 1 MOV A,@R1
E8 1 MOV A,R0
E9 1 MOV A,R1
EA 1 MOV A,R2
EB 1 MOV A,R3
EC 1 MOV A,R4
ED 1 MOV A,R5
EE 1 MOV A,R6
EF 1 MOV A,R7
F0 1 MOVX @DPTR,A
F2 1 MOVX @R0,A
F3 1 MOVX @R1,A
F4 1 CPL A
F6 1 MOV @R0,A
F7 1 MOV @R1,A
F8 1 MOV R0,A
F9 1 MOV R1,A
FA 1 MOV R2,A
FB 1 MOV R3,A
FC 1 MOV R4,A
FD 1 MOV R5,A
FE 1 MOV R6,A
FF 1 MOV R7,A
ACALL addr11
Function: Absolute Call
Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC
twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order
byte first) and increments the Stack Pointer twice. The destination address is obtained by successively
concatenating the five high-order bits of the incremented PC, opcode bits 7 through 5, and the second byte of
the instruction. The subroutine called must therefore start within the same 2 K block of the program memory as
the first byte of the instruction following ACALL. No flags are affected.
Example: Initially SP equals 07H. The label SUBRTN is at program memory location 0345 H. After executing the following
instruction,
ACALL SUBRTN
at location 0123H, SP contains 09H, internal RAM locations 08H and 09H will contain 25H and 01H, respectively,
and the PC contains 0345H.
Bytes: 2
Cycles: 2
Encoding: a10 a9 a8 1 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0
Operation: ACALL
(PC) ← (PC) + 2
(SP) ← (SP) + 1
((SP)) ← (PC7-0)
(SP) ← (SP) + 1
((SP)) ← (PC15-8)
(PC10-0) ← page address
11
0509C–8051–07/06
ADD A,<src-byte>
Function: Add
Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry and
auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3, and cleared otherwise. When
adding unsigned integers, the carry flag indicates an overflow occurred.
OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not bit 6; otherwise, OV is
cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive
operands, or a positive sum from two negative operands.
Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.
Example: The Accumulator holds 0C3H (1100001lB), and register 0 holds 0AAH (10101010B). The following instruction,
ADD A,R0
leaves 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry flag and OV set to 1.
ADD A,Rn
Bytes: 1
Cycles: 1
Encoding: 0 0 1 0 1 r r r
Operation: ADD
(A) ← (A) + (R n)
ADD A,direct
Bytes: 2
Cycles: 1
Encoding: 0 0 1 0 0 1 0 1 direct address
Operation: ADD
(A) ← (A) + (direct)
ADD A,@Ri
Bytes: 1
Cycles: 1
Encoding: 0 0 1 0 0 1 1 i
Operation: ADD
(A) ← (A) + ((Ri))
ADD A,#data
Bytes: 2
Cycles: 1
Encoding: 0 0 1 0 0 1 0 0 immediate data
Operation: ADD
(A) ← (A) + #data
12
0509C–8051–07/06
ADDC A, <src-byte>
Function: Add with Carry
Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents, leaving the
result in the Accumulator. The carry and auxiliary-carry flags are set respectively, if there is a carry-out from bit 7
or bit 3, and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occurred.
OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV
is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive
operands or a positive sum from two negative operands.
Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.
Example: The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The
following instruction,
ADDC A,R0
leaves 6EH (01101110B) in the Accumulator with AC cleared and both the Carry flag and OV set to 1.
ADDC A,R n
Bytes: 1
Cycles: 1
Encoding: 0 0 1 1 1 r r r
Operation: ADDC
(A) ← (A) + (C) + (Rn)
ADDC A,direct
Bytes: 2
Cycles: 1
Encoding: 0 0 1 1 0 1 0 1 direct address
Operation: ADDC
(A) ← (A) + (C) + (direct)
ADDC A,@R i
Bytes: 1
Cycles: 1
Encoding: 0 0 1 1 0 1 1 i
Operation: ADDC
(A) ← (A) + (C) + ((R i))
ADDC A,#data
Bytes: 2
Cycles: 1
Encoding: 0 0 1 1 0 1 0 0 immediate data
Operation: ADDC
(A) ← (A) + (C) + #data
13
0509C–8051–07/06
AJMP addr11
Function: Absolute Jump
Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the
high-order five bits of the PC (after incrementing the PC twice), opcode bits 7 through 5, and the second byte of
the instruction. The destination must therfore be within the same 2 K block of program memory as the first byte
of the instruction following AJMP.
Example: The label JMPADR is at program memory location 0123H. The following instruction,
AJMP JMPADR
is at location 0345H and loads the PC with 0123H.
Bytes: 2
Cycles: 2
Encoding: a10 a9 a8 0 0 0 0 1 a7 a6 a5 a4 a3 a2 a1 a0
Operation: AJMP
(PC) ← (PC) + 2
(PC10-0) ← page address
ANL <dest-byte>,<src-byte>
Function: Logical-AND for byte variables
Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the
destination variable. No flags are affected.
The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source
can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the
source can be the Accumulator or immediate data.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read
from the output data latch, not the input pins.
Example: If the Accumulator holds 0C3H (1100001lB), and register 0 holds 55H (01010101B), then the following
instruction,
ANL A,R0
leaves 41H (01000001B) in the Accumulator.
When the destination is a directly addressed byte, this instruction clears combinations of bits in any RAM
location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a
constant contained in the instruction or a value computed in the Accumulator at run-time. The following
instruction,
ANL P1,#01110011B
clears bits 7, 3, and 2 of output port 1.
ANL A,R n
Bytes: 1
Cycles: 1
Encoding: 0 1 0 1 1 r r r
Operation: ANL
(A) ← (A) ∧ (Rn)
14
0509C–8051–07/06
ANL A,direct
Bytes: 2
Cycles: 1
Encoding: 0 1 0 1 0 1 0 1 direct address
Operation: ANL
(A) ← (A) ∧ (direct)
ANL A,@R i
Bytes: 1
Cycles: 1
Encoding: 0 1 0 1 0 1 1 i
Operation: ANL
(A) ← (A) ∧ ((Ri))
ANL A,#data
Bytes: 2
Cycles: 1
Encoding: 0 1 0 1 0 1 0 0 immediate data
Operation: ANL
(A) ← (A) ∧ #data
ANL direct,A
Bytes: 2
Cycles: 1
Encoding: 0 1 0 1 0 0 1 0 direct address
Operation: ANL
(direct) ← (direct) ∧ (A)
ANL direct,#data
Bytes: 3
Cycles: 2
Encoding: 0 1 0 1 0 0 1 1 direct address immediate data
Operation: ANL
(direct) ← (direct) ∧ #data
15
0509C–8051–07/06
ANL C,<src-bit>
Function: Logical-AND for bit variables
Description: If the Boolean value of the source bit is a logical 0, then ANL C clears the carry flag; otherwise, this instruction
leaves the carry flag in its current state. A slash ( / ) preceding the operand in the assembly language indicates
that the logical complement of the addressed bit is used as the source value, but the source bit itself is not
affected. No other flags are affected.
Only direct addressing is allowed for the source operand.
Example: Set the carry flag if, and only if, P1.0 = 1, ACC.7 = 1, and OV = 0:
MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN STATE
ANL C,ACC.7 ;AND CARRY WITH ACCUM. BIT 7
ANL C,/OV ;AND WITH INVERSE OF OVERFLOW FLAG
ANL C,bit
Bytes: 2
Cycles: 2
Encoding: 1 0 0 0 0 0 1 0 bit address
Operation: ANL
(C) ← (C) ∧ (bit)
ANL C,/bit
Bytes: 2
Cycles: 2
Encoding: 1 0 1 1 0 0 0 0 bit address
Operation: ANL
(C) ← (C) ∧ (bit)
16
0509C–8051–07/06
CJNE <dest-byte>,<src-byte>, rel
Function: Compare and Jump if Not Equal.
Description: CJNE compares the magnitudes of the first two operands and branches if their values are not equal. The branch
destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after
incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of
<dest-byte> is less than the unsigned integer value of <src-byte>; otherwise, the carry is cleared. Neither
operand is affected.
The first two operands allow four addressing mode combinations: the Accumulator may be compared with any
directly addressed byte or immediate data, and any indirect RAM location or working register can be compared
with an immediate constant.
Example: The Accumulator contains 34H. Register 7 contains 56H. The first instruction in the sequence,
CJNE R7, # 60H, NOT_EQ
; ... ..... ;R7 = 60H.
NOT_EQ: JC REQ_LOW ;IF R7 < 60H.
; ... ..... ;R7 > 60H.
sets the carry flag and branches to the instruction at label NOT_EQ. By testing the carry flag, this instruction
determines whether R7 is greater or less than 60H.
If the data being presented to Port 1 is also 34H, then the following instruction,
WAIT: CJNE A, P1,WAIT
clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the
data read from P1. (If some other value was being input on P1, the program loops at this point until the P1 data
changes to 34H.)
CJNE A,direct,rel
Bytes: 3
Cycles: 2
Encoding: 1 0 1 1 0 1 0 1 direct address rel. address
Operation: (PC) ← (PC) + 3
IF (A) < > (direct)
THEN
(PC) ← (PC) + relative offset
IF (A) < (direct)
THEN
(C) ← 1
ELSE
(C) ← 0
17
0509C–8051–07/06
CJNE A,#data,rel
Bytes: 3
Cycles: 2
Encoding: 1 0 1 1 0 1 0 0 immediate data rel. address
Operation: (PC) ← (PC) + 3
IF (A) < > data
THEN
(PC) ← (PC) + relative offset
IF (A) < data
THEN
(C) ← 1
ELSE
(C) ← 0
CJNE R n,#data,rel
Bytes: 3
Cycles: 2
Encoding: 1 0 1 1 1 r r r immediate data rel. address
Operation: (PC) ← (PC) + 3
IF (Rn) < > data
THEN
(PC) ← (PC) + relative offset
IF (Rn) < data
THEN
(C) ← 1
ELSE
(C) ← 0
CJNE @R i,data,rel
Bytes: 3
Cycles: 2
Encoding: 1 0 1 1 0 1 1 i immediate data rel. address
Operation: (PC) ← (PC) + 3
IF ((Ri)) < > data
THEN
(PC) ← (PC) + relative offset
IF ((Ri)) < data
THEN
(C) ← 1
ELSE
(C) ← 0
18
0509C–8051–07/06
CLR A
Function: Clear Accumulator
Description: CLR A clears the Accumulator (all bits set to 0). No flags are affected
Example: The Accumulator contains 5CH (01011100B). The following instruction,CLR Aleaves the Accumulator set to 00H
(00000000B).
Bytes: 1
Cycles: 1
Encoding: 1 1 1 0 0 1 0 0
Operation: CLR
(A) ← 0
CLR bit
Function: Clear bit
Description: CLR bit clears the indicated bit (reset to 0). No other flags are affected. CLR can operate on the carry flag or any
directly addressable bit.
Example: Port 1 has previously been written with 5DH (01011101B). The following instruction,CLR P1.2 leaves the port set
to 59H (01011001B).
CLR C
Bytes: 1
Cycles: 1
Encoding: 1 1 0 0 0 0 1 1
Operation: CLR
(C) ← 0
CLR bit
Bytes: 2
Cycles: 1
Encoding: 1 1 0 0 0 0 1 0 bit address
Operation: CLR
(bit) ← 0
19
0509C–8051–07/06
CPL A
Function: Complement Accumulator
Description: CPLA logically complements each bit of the Accumulator (one’s complement). Bits which previously contained a
1 are changed to a 0 and vice-versa. No flags are affected.
Example: The Accumulator contains 5CH (01011100B). The following instruction,
CPL A
leaves the Accumulator set to 0A3H (10100011B).
Bytes: 1
Cycles: 1
Encoding: 1 1 1 1 0 1 0 0
Operation: CPL
(A) ← (A)
CPL bit
Function: Complement bit
Description: CPL bit complements the bit variable specified. A bit that had been a 1 is changed to 0 and vice-versa. No other
flags are affected. CLR can operate on the carry or any directly addressable bit.
Note: When this instruction is used to modify an output pin, the value used as the original data is read from the
output data latch, not the input pin.
Example: Port 1 has previously been written with 5BH (01011101B). The following instruction sequence,CPL P1.1CPL
P1.2 leaves the port set to 5BH (01011011B).
CPL C
Bytes: 1
Cycles: 1
Encoding: 1 0 1 1 0 0 1 1
Operation: CPL
(C) ← (C)
CPL bit
Bytes: 2
Cycles: 1
Encoding: 1 0 1 1 0 0 1 0 bit address
Operation: CPL
(bit) ← (bit)
20
0509C–8051–07/06
DA A
Function: Decimal-adjust Accumulator for Addition
Description: DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in
packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to
perform the addition.
If Accumulator bits 3 through 0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to
the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition sets the carry flag
if a carry-out of the low-order four-bit field propagates through all high-order bits, but it does not clear the carry
flag otherwise.
If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-1111xxxx), these high-order
bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this sets the carry
flag if there is a carry-out of the high-order bits, but does not clear the carry. The carry flag thus indicates if the
sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not
affected.
All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by
adding 00H, 06H, 60H, or 66H to the Accumulator, depending on initial Accumulator and PSW conditions.
Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DAA
apply to decimal subtraction.
Example: The Accumulator holds the value 56H (01010110B), representing the packed BCD digits of the decimal number
56. Register 3 contains the value 67H (01100111B), representing the packed BCD digits of the decimal number
67. The carry flag is set. The following instruction sequence
ADDC A,R3
DA A
first performs a standard two’s-complement binary addition, resulting in the value 0BEH (10111110) in the
Accumulator. The carry and auxiliary carry flags are cleared.
The Decimal Adjust instruction then alters the Accumulator to the value 24H (00100100B), indicating the packed
BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The
carry flag is set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum of
56, 67, and 1 is 124.
BCD variables can be incremented or decremented by adding 01H or 99H. If the Accumulator initially holds 30H
(representing the digits of 30 decimal), then the following instruction sequence,
ADD A, # 99H
DA A
leaves the carry set and 29H in the Accumulator, since 30 + 99 = 129. The low-order byte of the sum can be
interpreted to mean 30 - 1 = 29.
Bytes: 1
Cycles: 1
Encoding: 1 1 0 1 0 1 0 0
Operation: DA
-contents of Accumulator are BCD
IF [[(A3-0 ) > 9] ∨
[(AC) = 1]]
THEN (A3-0) ← (A3-0) + 6
AND
IF [[(A7-4 ) > 9] ∨
[(C) = 1]]
THEN (A7-4) ← (A7-4) + 6
21
0509C–8051–07/06
DEC byte
Function: Decrement
Description: DEC byte decrements the variable indicated by 1. An original value of 00H underflows to 0FFH. No flags are
affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read
from the output data latch, not the input pins.
Example: Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H and 40H, respectively.
The following instruction sequence,
DEC @R0
DEC R0
DEC @R0
leaves register 0 set to 7EH and internal RAM locations 7EH and 7FH set to 0FFH and 3FH.
DEC A
Bytes: 1
Cycles: 1
Encoding: 0 0 0 1 0 1 0 0
Operation: DEC
(A) ← (A) - 1
DEC Rn
Bytes: 1
Cycles: 1
Encoding: 0 0 0 1 1 r r r
Operation: DEC
(Rn) ← (Rn) - 1
DEC direct
Bytes: 2
Cycles: 1
Encoding: 0 0 0 1 0 1 0 1 direct address
Operation: DEC
(direct) ← (direct) - 1
DEC @R i
Bytes: 1
Cycles: 1
Encoding: 0 0 0 1 0 1 1 i
Operation: DEC
((Ri)) ← ((Ri)) - 1
22
0509C–8051–07/06
DIV AB
Function: Divide
Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in register B.
The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry
and OV flags are cleared.
Exception: if B had originally contained 00H, the values returned in the Accumulator and B-register are
undefined and the overflow flag are set. The carry flag is cleared in any case.
Example: The Accumulator contains 251 (0FBH or 11111011B) and B contains 18 (12H or 00010010B). The following
instruction,
DIV AB
leaves 13 in the Accumulator (0DH or 00001101B) and the value 17 (11H or 00010001B) in B, since
251 = (13 x 18) + 17. Carry and OV are both cleared.
Bytes: 1
Cycles: 4
Encoding: 1 0 0 0 0 1 0 0
Operation: DIV
(A)15-8 ← (A)/(B)
(B)7-0
23
0509C–8051–07/06
DJNZ <byte>,<rel-addr>
Function: Decrement and Jump if Not Zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if
the resulting value is not zero. An original value of 00H underflows to 0FFH. No flags are affected. The branch
destination is computed by adding the signed relative-displacement value in the last instruction byte to the PC,
after incrementing the PC to the first byte of the following instruction.
The location decremented may be a register or directly addressed byte.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read
from the output data latch, not the input pins.
Example: Internal RAM locations 40H, 50H, and 60H contain the values 01H, 70H, and 15H, respectively. The following
instruction sequence,
DJNZ 40H,LABEL_1
DJNZ 50H,LABEL_2
DJNZ 60H,LABEL_3
causes a jump to the instruction at label LABEL_2 with the values 00H, 6FH, and 15H in the three RAM
locations. The first jump was not taken because the result was zero.
This instruction provides a simple way to execute a program loop a given number of times or for adding a
moderate time delay (from 2 to 512 machine cycles) with a single instruction. The following instruction sequence,
MOV R2, # 8
TOGGLE: CPL P1.7
DJNZ R2,TOGGLE
toggles P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse lasts three
machine cycles; two for DJNZ and one to alter the pin.
DJNZ R n,rel
Bytes: 2
Cycles: 2
Encoding: 1 1 0 1 1 r r r rel. address
Operation: DJNZ
(PC) ← (PC) + 2
(Rn) ← (Rn) - 1
IF (Rn) > 0 or (Rn) < 0
THEN
(PC) ← (PC) + rel
DJNZ direct,rel
Bytes: 3
Cycles: 2
Encoding: 1 1 0 1 0 1 0 1 direct address rel. address
Operation: DJNZ
(PC) ← (PC) + 2
(direct) ← (direct) - 1
IF (direct) > 0 or (direct) < 0
THEN
(PC) ← (PC) + rel
24
0509C–8051–07/06
INC <byte>
Function: Increment
Description: INC increments the indicated variable by 1. An original value of 0FFH overflows to 00H. No flags are affected.
Three addressing modes are allowed: register, direct, or register-indirect.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read
from the output data latch, not the input pins.
Example: Register 0 contains 7EH (011111110B). Internal RAM locations 7EH and 7FH contain 0FFH and 40H,
respectively. The following instruction sequence,
INC @R0
INC R0
INC @R0
leaves register 0 set to 7FH and internal RAM locations 7EH and 7FH holding 00H and 41H, respectively.
INC A
Bytes: 1
Cycles: 1
Encoding: 0 0 0 0 0 1 0 0
Operation: INC
(A) ← (A) + 1
INC Rn
Bytes: 1
Cycles: 1
Encoding: 0 0 0 0 1 r r r
Operation: INC
(Rn) ← (Rn) + 1
INC direct
Bytes: 2
Cycles: 1
Encoding: 0 0 0 0 0 1 0 1 direct address
Operation: INC
(direct) ← (direct) + 1
INC @R i
Bytes: 1
Cycles: 1
Encoding: 0 0 0 0 0 1 1 i
Operation: INC
((Ri)) ← ((Ri)) + 1
25
0509C–8051–07/06
INC DPTR
Function: Increment Data Pointer
Description: INC DPTR increments the 16-bit data pointer by 1. A 16-bit increment (modulo 216) is performed, and an
overflow of the low-order byte of the data pointer (DPL) from 0FFH to 00H increments the high-order byte (DPH).
No flags are affected.
This is the only 16-bit register which can be incremented.
Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The following instruction sequence,
INC DPTR
INC DPTR
INC DPTR
changes DPH and DPL to 13H and 01H.
Bytes: 1
Cycles: 2
Encoding: 1 0 1 0 0 0 1 1
Operation: INC
(DPTR) ← (DPTR) + 1
JB blt,rel
Function: Jump if Bit set
Description: If the indicated bit is a one, JB jump to the address indicated; otherwise, it proceeds with the next instruction.
The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the
PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are
affected.
Example: The data present at input port 1 is 11001010B. The Accumulator holds 56 (01010110B). The following instruction
sequence,
JB P1.2,LABEL1
JB ACC. 2,LABEL2
causes program execution to branch to the instruction at label LABEL2.
Bytes: 3
Cycles: 2
Encoding: 0 0 1 0 0 0 0 0 bit address rel. address
Operation: JB
(PC) ← (PC) + 3
IF (bit) = 1
THEN
(PC) ← (PC) + rel
26
0509C–8051–07/06
JBC bit,rel
Function: Jump if Bit is set and Clear bit
Description: If the indicated bit is one, JBC branches to the address indicated; otherwise, it proceeds with the next instruction.
The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed
relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next
instruction. No flags are affected.
Note: When this instruction is used to test an output pin, the value used as the original data will be read from the
output data latch, not the input pin.
Example: The Accumulator holds 56H (01010110B). The following instruction sequence,
JBC ACC.3,LABEL1
JBC ACC.2,LABEL2
causes program execution to continue at the instruction identified by the label LABEL2, with the Accumulator
modified to 52H (01010010B).
Bytes: 3
Cycles: 2
Encoding: 0 0 0 1 0 0 0 0 bit address rel. address
Operation: JBC
(PC) ← (PC) + 3
IF (bit) = 1
THEN
(bit) ← 0
(PC) ← (PC) +rel
JC rel
Function: Jump if Carry is set
Description: If the carry flag is set, JC branches to the address indicated; otherwise, it proceeds with the next instruction. The
branch destination is computed by adding the signed relative-displacement in the second instruction byte to the
PC, after incrementing the PC twice. No flags are affected.
Example: The carry flag is cleared. The following instruction sequence,
JC LABEL1
CPL C
JC LABEL 2
sets the carry and causes program execution to continue at the instruction identified by the label LABEL2.
Bytes: 2
Cycles: 2
Encoding: 0 1 0 0 0 0 0 0 rel. address
Operation: JC
(PC) ← (PC) + 2
IF (C) = 1
THEN
(PC) ← (PC) + rel
27
0509C–8051–07/06
JMP @A+DPTR
Function: Jump indirect
Description: JMP @A+DPTR adds the eight-bit unsigned contents of the Accumulator with the 16-bit data pointer and loads
the resulting sum to the program counter. This is the address for subsequent instruction fetches. Sixteen-bit
addition is performed (modulo 216): a carry-out from the low-order eight bits propagates through the higher-order
bits. Neither the Accumulator nor the Data Pointer is altered. No flags are affected.
Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions branches to one of
four AJMP instructions in a jump table starting at JMP_TBL.
MOV DPTR, # JMP_TBL
JMP @A + DPTR
JMP_TBL: AJMP LABEL0
AJMP LABEL1
AJMP LABEL2
AJMP LABEL3
If the Accumulator equals 04H when starting this sequence, execution jumps to label LABEL2. Because AJMP is
a 2-byte instruction, the jump instructions start at every other address.
Bytes: 1
Cycles: 2
Encoding: 0 1 1 1 0 0 1 1
Operation: JMP
(PC) ← (A) + (DPTR)
28
0509C–8051–07/06
JNB bit,rel
Function: Jump if Bit Not set
Description: If the indicated bit is a 0, JNB branches to the indicated address; otherwise, it proceeds with the next instruction.
The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the
PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are
affected.
Example: The data present at input port 1 is 11001010B. The Accumulator holds 56H (01010110B). The following
instruction sequence,
JNB P1.3,LABEL1
JNB ACC.3,LABEL2
causes program execution to continue at the instruction at label LABEL2.
Bytes: 3
Cycles: 2
Encoding: 0 0 1 1 0 0 0 0 bit address rel. address
Operation: JNB
(PC) ← (PC) + 3
IF (bit) = 0
THEN (PC) ← (PC) + rel
JNC rel
Function: Jump if Carry not set
Description: If the carry flag is a 0, JNC branches to the address indicated; otherwise, it proceeds with the next instruction.
The branch destination is computed by adding the signal relative-displacement in the second instruction byte to
the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.
Example: The carry flag is set. The following instruction sequence,
JNC LABEL1
CPL C
JNC LABEL2
clears the carry and causes program execution to continue at the instruction identified by the label LABEL2.
Bytes: 2
Cycles: 2
Encoding: 0 1 0 1 0 0 0 0 rel. address
Operation: JNC
(PC) ← (PC) + 2
IF (C) = 0
THEN (PC) ← (PC) + rel
29
0509C–8051–07/06
JNZ rel
Function: Jump if Accumulator Not Zero
Description: If any bit of the Accumulator is a one, JNZ branches to the indicated address; otherwise, it proceeds with the
next instruction. The branch destination is computed by adding the signed relative-displacement in the second
instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are
affected.
Example: The Accumulator originally holds 00H. The following instruction sequence,
JNZ LABEL1
INC A
JNZ LABEL2
sets the Accumulator to 01H and continues at label LABEL2.
Bytes: 2
Cycles: 2
Encoding: 0 1 1 1 0 0 0 0 rel. address
Operation: JNZ
(PC) ← (PC) + 2
IF (A) ≠ 0
THEN (PC) ← (PC) + rel
JZ rel
Function: Jump if Accumulator Zero
Description: If all bits of the Accumulator are 0, JZ branches to the address indicated; otherwise, it proceeds with the next
instruction. The branch destination is computed by adding the signed relative-displacement in the second
instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are
affected.
Example: The Accumulator originally contains 01H. The following instruction sequence,
JZ LABEL1
DEC A
JZ LABEL2
changes the Accumulator to 00H and causes program execution to continue at the instruction identified by the
label LABEL2.
Bytes: 2
Cycles: 2
Encoding: 0 1 1 0 0 0 0 0 rel. address
Operation: JZ
(PC) ← (PC) + 2
IF (A) = 0
THEN (PC) ← (PC) + rel
30
0509C–8051–07/06
LCALL addr16
Function: Long call
Description: LCALL calls a subroutine located at the indicated address. The instruction adds three to the program counter to
generate the address of the next instruction and then pushes the 16-bit result onto the stack (low byte first),
incrementing the Stack Pointer by two. The high-order and low-order bytes of the PC are then loaded,
respectively, with the second and third bytes of the LCALL instruction. Program execution continues with the
instruction at this address. The subroutine may therefore begin anywhere in the full 64K byte program memory
address space. No flags are affected.
Example: Initially the Stack Pointer equals 07H. The label SUBRTN is assigned to program memory location 1234H. After
executing the instruction,
LCALL SUBRTN
at location 0123H, the Stack Pointer will contain 09H, internal RAM locations 08H and 09H will contain 26H and
01H, and the PC will contain 1234H.
Bytes: 3
Cycles: 2
Encoding: 0 0 0 1 0 0 1 0 addr15-addr8 addr7-addr0
Operation: LCALL
(PC) ← (PC) + 3
(SP) ← (SP) + 1
((SP)) ← (PC7-0)
(SP) ← (SP) + 1
((SP)) ← (PC15-8)
(PC) ← addr 15-0
LJMP addr16
Function: Long Jump
Description: LJMP causes an unconditional branch to the indicated address, by loading the high-order and low-order bytes of
the PC (respectively) with the second and third instruction bytes. The destination may therefore be anywhere in
the full 64K program memory address space. No flags are affected.
Example: The label JMPADR is assigned to the instruction at program memory location 1234H. The instruction,
LJMP JMPADR
at location 0123H will load the program counter with 1234H.
Bytes: 3
Cycles: 2
Encoding: 0 0 0 0 0 0 1 0 addr15-addr8 addr7-addr0
Operation: LJMP
(PC) ← addr 15-0
31
0509C–8051–07/06
MOV <dest-byte>,<src-byte>
Function: Move byte variable
Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The
source byte is not affected. No other register or flag is affected.
This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are
allowed.
Example: Internal RAM location 30H holds 40H. The value of RAM location 40H is 10H. The data present at input port 1 is
11001010B (0CAH).
MOV R0,#30H ;R0 < = 30H
MOV A,@R0 ;A < = 40H
MOV R1,A ;R1 < = 40H
MOV B,@R1 ;B < = 10H
MOV @R1,P1 ;RAM (40H) < = 0CAH
MOV P2,P1 ;P2 #0CAH
leaves the value 30H in register 0, 40H in both the Accumulator and register 1, 10H in register B, and 0CAH
(11001010B) both in RAM location 40H and output on port 2.
MOV A,R n
Bytes: 1
Cycles: 1
Encoding: 1 1 1 0 1 r r r
Operation: MOV
(A) ← (R n)
*MOV A,direct
Bytes: 2
Cycles: 1
Encoding: 1 1 1 0 0 1 0 1 direct address
Operation: MOV
(A) ← (direct)
32
0509C–8051–07/06
MOV A,#data
Bytes: 2
Cycles: 1
Encoding: 0 1 1 1 0 1 0 0 immediate data
Operation: MOV
(A) ← #data
MOV R n,A
Bytes: 1
Cycles: 1
Encoding: 1 1 1 1 1 r r r
Operation: MOV
(Rn) ← (A)
MOV R n,direct
Bytes: 2
Cycles: 2
Encoding: 1 0 1 0 1 r r r direct addr.
Operation: MOV
(Rn) ← (direct)
MOV R n,#data
Bytes: 2
Cycles: 1
Encoding: 0 1 1 1 1 r r r immediate data
Operation: MOV
(Rn) ← #data
MOV direct,A
Bytes: 2
Cycles: 1
Encoding: 1 1 1 1 0 1 0 1 direct address
Operation: MOV
(direct) ← (A)
MOV direct,R n
Bytes: 2
Cycles: 2
Encoding: 1 0 0 0 1 r r r direct address
Operation: MOV
(direct) ← (Rn)
33
0509C–8051–07/06
MOV direct,direct
Bytes: 3
Cycles: 2
Encoding: 1 0 0 0 0 1 0 1 dir. addr. (dest) dir. addr. (scr)
Operation: MOV
(direct) ← (direct)
MOV direct,@R i
Bytes: 2
Cycles: 2
Encoding: 1 0 0 0 0 1 1 i direct addr.
Operation: MOV
(direct) ← ((Ri))
MOV direct,#data
Bytes: 3
Cycles: 2
Encoding: 0 1 1 1 0 1 0 1 direct address immediate data
Operation: MOV
(direct) ← #data
MOV @R i,A
Bytes: 1
Cycles: 1
Encoding: 1 1 1 1 0 1 1 i
Operation: MOV
((Ri)) ← (A)
MOV @R i,direct
Bytes: 2
Cycles: 2
Encoding: 1 0 1 0 0 1 1 i direct addr.
Operation: MOV
((Ri)) ← (direct)
MOV @R i,#data
Bytes: 2
Cycles: 1
Encoding: 0 1 1 1 0 1 1 i immediate data
Operation: MOV
((Ri)) ← #data
34
0509C–8051–07/06
MOV <dest-bit>,<src-bit>
Function: Move bit data
Description: MOV <dest-bit>,<src-bit> copies the Boolean variable indicated by the second operand into the location
specified by the first operand. One of the operands must be the carry flag; the other may be any directly
addressable bit. No other register or flag is affected.
Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written to
output Port 1 is 35H (00110101B).
MOV P1.3,C
MOV C,P3.3
MOV P1.2,C
leaves the carry cleared and changes Port 1 to 39H (00111001B).
MOV C,bit
Bytes: 2
Cycles: 1
Encoding: 1 0 1 0 0 0 1 0 bit address
Operation: MOV
(C) ← (bit)
MOV bit,C
Bytes: 2
Cycles: 2
Encoding: 1 0 0 1 0 0 1 0 bit address
Operation: MOV
(bit) ← (C)
MOV DPTR,#data16
Function: Load Data Pointer with a 16-bit constant
Description: MOV DPTR,#data16 loads the Data Pointer with the 16-bit constant indicated. The 16-bit constant is loaded into
the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte
(DPL) holds the lower-order byte. No flags are affected.
This is the only instruction which moves 16 bits of data at once.
Example: The instruction,
MOV DPTR, # 1234H
loads the value 1234H into the Data Pointer: DPH holds 12H, and DPL holds 34H.
Bytes: 3
Cycles: 2
Encoding: 1 0 0 1 0 0 0 0 immed. data15-8 immed. data7-0
Operation: MOV
(DPTR) ← #data15-0
DPH ← DPL ← #data15-8 ← #data7-0
35
0509C–8051–07/06
MOVC A,@A+ <base-reg>
Function: Move Code byte
Description: The MOVC instructions load the Accumulator with a code byte or constant from program memory. The address
of the byte fetched is the sum of the original unsigned 8-bit Accumulator contents and the contents of a 16-bit
base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the
address of the following instruction before being added with the Accumulator; otherwise the base register is not
altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through
higher-order bits. No flags are affected.
Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the
Accumulator to one of four values defined by the DB (define byte) directive.
REL_PC: INC A
MOVC A,@A+PC
RET
DB 66H
DB 77H
DB 88H
DB 99H
If the subroutine is called with the Accumulator equal to 01H, it returns with 77H in the Accumulator. The INC A
before the MOVC instruction is needed to “get around” the RET instruction above the table. If several bytes of
code separate the MOVC from the table, the corresponding number is added to the Accumulator instead.
MOVC A,@A+DPTR
Bytes: 1
Cycles: 2
Encoding: 1 0 0 1 0 0 1 1
Operation: MOVC
(A) ← ((A) + (DPTR))
MOVC A,@A+PC
Bytes: 1
Cycles: 2
Encoding: 1 0 0 0 0 0 1 1
Operation: MOVC
(PC) ← (PC) + 1
(A) ← ((A) + (PC))
36
0509C–8051–07/06
MOVX <dest-byte>,<src-byte>
Function: Move External
Description: The MOVX instructions transfer data between the Accumulator and a byte of external data memory, which is why
“X” is appended to MOV. There are two types of instructions, differing in whether they provide an 8-bit or 16-bit
indirect address to the external data RAM.
In the first type, the contents of R0 or R1 in the current register bank provide an 8-bit address multiplexed with
data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For
somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins are
controlled by an output instruction preceding the MOVX.
In the second type of MOVX instruction, the Data Pointer generates a 16-bit address. P2 outputs the high-order
eight address bits (the contents of DPH), while P0 multiplexes the low-order eight bits (DPL) with data. The P2
Special Function Register retains its previous contents, while the P2 output buffers emit the contents of DPH.
This form of MOVX is faster and more efficient when accessing very large data arrays (up to 64K bytes), since
no additional instructions are needed to set up the output ports.
It is possible to use both MOVX types in some situations. A large RAM array with its high-order address lines
driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2,
followed by a MOVX instruction using R0 or R1.
Example: An external 256 byte RAM using multiplexed address/data lines is connected to the 8051 Port 0. Port 3 provides
control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12H and
34H. Location 34H of the external RAM holds the value 56H. The instruction sequence,
MOVX A,@R1
MOVX @R0,A
copies the value 56H into both the Accumulator and external RAM location 12H.
MOVX A,@Ri
Bytes: 1
Cycles: 2
Encoding: 1 1 1 0 0 0 1 i
Operation: MOVX
(A) ← ((R i))
MOVX A,@DPTR
Bytes: 1
Cycles: 2
Encoding: 1 1 1 0 0 0 0 0
Operation: MOVX
(A) ← ((DPTR))
37
0509C–8051–07/06
MOVX @R i,A
Bytes: 1
Cycles: 2
Encoding: 1 1 1 1 0 0 1 i
Operation: MOVX
((Ri)) ← (A)
MOVX @DPTR,A
Bytes: 1
Cycles: 2
Encoding: 1 1 1 1 0 0 0 0
Operation: MOVX
(DPTR) ← (A)
MUL AB
Function: Multiply
Description: MUL AB multiplies the unsigned 8-bit integers in the Accumulator and register B. The low-order byte of the 16-bit
product is left in the Accumulator, and the high-order byte in B. If the product is greater than 255 (0FFH), the
overflow flag is set; otherwise it is cleared. The carry flag is always cleared.
Example: Originally the Accumulator holds the value 80 (50H). Register B holds the value 160 (0A0H). The instruction,
MUL AB
will give the product 12,800 (3200H), so B is changed to 32H (00110010B) and the Accumulator is cleared. The
overflow flag is set, carry is cleared.
Bytes: 1
Cycles: 4
Encoding: 1 0 1 0 0 1 0 0
Operation: MUL
(A)7-0 ← (A) X (B)
(B)15-8
38
0509C–8051–07/06
NOP
Function: No Operation
Description: Execution continues at the following instruction. Other than the PC, no registers or flags are affected.
Example: A low-going output pulse on bit 7 of Port 2 must last exactly 5 cycles. A simple SETB/CLR sequence generates
a one-cycle pulse, so four additional cycles must be inserted. This may be done (assuming no interrupts are
enabled) with the following instruction sequence,
CLR P2.7
NOP
NOP
NOP
NOP
SETB P2.7
Bytes: 1
Cycles: 1
Encoding: 0 0 0 0 0 0 0 0
Operation: NOP
(PC) ← (PC) + 1
39
0509C–8051–07/06
ORL A,direct
Bytes: 2
Cycles: 1
Encoding: 0 1 0 0 0 1 0 1 direct address
Operation: ORL
(A) ← (A) ∨ (direct)
ORL A,@R i
Bytes: 1
Cycles: 1
Encoding: 0 1 0 0 0 1 1 i
Operation: ORL
(A) ← (A) ∨((Ri))
ORL A,#data
Bytes: 2
Cycles: 1
Encoding: 0 1 0 0 0 1 0 0 immediate data
Operation: ORL
(A) ← (A) ∨ #data
ORL direct,A
Bytes: 2
Cycles: 1
Encoding: 0 1 0 0 0 0 1 0 direct address
Operation: ORL
(direct) ← (direct) ∨ (A)
ORL direct,#data
Bytes: 3
Cycles: 2
Encoding: 0 1 0 0 0 0 1 1 direct addr. immediate data
Operation: ORL
(direct) ← (direct) ∨ #data
40
0509C–8051–07/06
ORL C,<src-bit>
Function: Logical-OR for bit variables
Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise. A slash ( / )
preceding the operand in the assembly language indicates that the logical complement of the addressed bit is
used as the source value, but the source bit itself is not affected. No other flags are affected.
Example: Set the carry flag if and only if P1.0 = 1, ACC. 7 = 1, or OV = 0:
MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN P10
ORL C,ACC.7 ;OR CARRY WITH THE ACC. BIT 7
ORL C,/OV ;OR CARRY WITH THE INVERSE OF OV.
ORL C,bit
Bytes: 2
Cycles: 2
Encoding: 0 1 1 1 0 0 1 0 bit address
Operation: ORL
(C) ← (C) ∨ (bit)
ORL C,/bit
Bytes: 2
Cycles: 2
Encoding: 1 0 1 0 0 0 0 0 bit address
Operation: ORL
(C) ← (C) ∨ (bit)
POP direct
Function: Pop from stack.
Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is
decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags are
affected.
Example: The Stack Pointer originally contains the value 32H, and internal RAM locations 30H through 32H contain the
values 20H, 23H, and 01H, respectively. The following instruction sequence,
POP DPH
POP DPL
leaves the Stack Pointer equal to the value 30H and sets the Data Pointer to 0123H. At this point, the following
instruction,
POP SP
leaves the Stack Pointer set to 20H. In this special case, the Stack Pointer was decremented to 2FH before
being loaded with the value popped (20H).
Bytes: 2
Cycles: 2
Encoding: 1 1 0 1 0 0 0 0 direct address
Operation: POP
(direct) ← ((SP))
(SP) ← (SP) - 1
41
0509C–8051–07/06
PUSH direct
Function: Push onto stack
Description: The Stack Pointer is incremented by one. The contents of the indicated variable is then copied into the internal
RAM location addressed by the Stack Pointer. Otherwise no flags are affected.
Example: On entering an interrupt routine, the Stack Pointer contains 09H. The Data Pointer holds the value 0123H. The
following instruction sequence,
PUSH DPL
PUSH DPH
leaves the Stack Pointer set to 0BH and stores 23H and 01H in internal RAM locations 0AH and 0BH,
respectively.
Bytes: 2
Cycles: 2
Encoding: 1 1 0 0 0 0 0 0 direct address
Operation: PUSH
(SP) ← (SP) + 1
((SP)) ← (direct)
RET
Function: Return from subroutine
Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack Pointer
by two. Program execution continues at the resulting address, generally the instruction immediately following an
ACALL or LCALL. No flags are affected.
Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the values
23H and 01H, respectively. The following instruction,
RET
leaves the Stack Pointer equal to the value 09H. Program execution continues at location 0123H.
Bytes: 1
Cycles: 2
Encoding: 0 0 1 0 0 0 1 0
Operation: RET
(PC15-8) ← ((SP))
(SP) ← (SP) - 1
(PC7-0 ) ← ((SP))
(SP) ← (SP) - 1
42
0509C–8051–07/06
RETI
Function: Return from interrupt
Description: RETI pops the high- and low-order bytes of the PC successively from the stack and restores the interrupt logic to
accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left
decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt
status. Program execution continues at the resulting address, which is generally the instruction immediately after
the point at which the interrupt request was detected. If a lower- or same-level interrupt was pending when the
RETI instruction is executed, that one instruction is executed before the pending interrupt is processed.
Example: The Stack Pointer originally contains the value 0BH. An interrupt was detected during the instruction ending at
location 0122H. Internal RAM locations 0AH and 0BH contain the values 23H and 01H, respectively. The
following instruction,
RETI
leaves the Stack Pointer equal to 09H and returns program execution to location 0123H.
Bytes: 1
Cycles: 2
Encoding: 0 0 1 1 0 0 1 0
Operation: RETI
(PC15-8) ← ((SP))
(SP) ← (SP) - 1
(PC7-0 ) ← ((SP))
(SP) ← (SP) - 1
RL A
Function: Rotate Accumulator Left
Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are
affected.
Example: The Accumulator holds the value 0C5H (11000101B). The following instruction,
RL A
leaves the Accumulator holding the value 8BH (10001011B) with the carry unaffected.
Bytes: 1
Cycles: 1
Encoding: 0 0 1 0 0 0 1 1
Operation: RL
(An + 1) ← (An) n = 0 - 6
(A0) ← (A7)
43
0509C–8051–07/06
RLC A
Function: Rotate Accumulator Left through the Carry flag
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the
carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.
Example: The Accumulator holds the value 0C5H(11000101B), and the carry is zero. The following instruction,
RLC A
leaves the Accumulator holding the value 8BH (10001010B) with the carry set.
Bytes: 1
Cycles: 1
Encoding: 0 0 1 1 0 0 1 1
Operation: RLC
(An + 1) ← (An) n = 0 - 6
(A0) ← (C)
(C) ← (A7)
RR A
Function: Rotate Accumulator Right
Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags
are affected.
Example: The Accumulator holds the value 0C5H (11000101B). The following instruction,
RR A
leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.
Bytes: 1
Cycles: 1
Encoding: 0 0 0 0 0 0 1 1
Operation: RR
(An) ← (An + 1) n = 0 - 6
(A7) ← (A0)
RRC A
Function: Rotate Accumulator Right through Carry flag
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the
carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.
Example: The Accumulator holds the value 0C5H (11000101B), the carry is zero. The following instruction,
RRC A
leaves the Accumulator holding the value 62 (01100010B) with the carry set.
Bytes: 1
Cycles: 1
Encoding: 0 0 0 1 0 0 1 1
Operation: RRC
(An) ← (An + 1) n = 0 - 6
(A7) ← (C)
(C) ← (A0)
44
0509C–8051–07/06
SETB <bit>
Function: Set Bit
Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other
flags are affected.
Example: The carry flag is cleared. Output Port 1 has been written with the value 34H (00110100B). The following
instructions,
SETB C
SETB P1.0
sets the carry flag to 1 and changes the data output on Port 1 to 35H (00110101B).
SETB C
Bytes: 1
Cycles: 1
Encoding: 1 1 0 1 0 0 1 1
Operation: SETB
(C) ← 1
SETB bit
Bytes: 2
Cycles: 1
Encoding: 1 1 0 1 0 0 1 0 bit address
Operation: SETB
(bit) ← 1
SJMP rel
Function: Short Jump
Description: Program control branches unconditionally to the address indicated. The branch destination is computed by
adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice.
Therefore, the range of destinations allowed is from 128 bytes preceding this instruction 127 bytes following it.
Example: The label RELADR is assigned to an instruction at program memory location 0123H. The following instruction,
SJMP RELADR
assembles into location 0100H. After the instruction is executed, the PC contains the value 0123H.
Note: Under the above conditions the instruction following SJMP is at 102H. Therefore, the displacement byte of
the instruction is the relative offset (0123H-0102H) = 21H. Put another way, an SJMP with a displacement of
0FEH is a one-instruction infinite loop.
Bytes: 2
Cycles: 2
Encoding: 1 0 0 0 0 0 0 0 rel. address
Operation: SJMP
(PC) ← (PC) + 2
(PC) ← (PC) + rel
45
0509C–8051–07/06
SUBB A,<src-byte>
Function: Subtract with borrow
Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result in the
Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7 and clears C otherwise. (If C was
set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a
multiple-precision subtraction, so the carry is subtracted from the Accumulator along with the source operand.)
AC is set if a borrow is needed for bit 3 and cleared otherwise. OV is set if a borrow is needed into bit 6, but not
into bit 7, or into bit 7, but not bit 6.
When subtracting signed integers, OV indicates a negative number produced when a negative value is
subtracted from a positive value, or a positive result when a positive number is subtracted from a negative
number.
The source operand allows four addressing modes: register, direct, register-indirect, or immediate.
Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54H (01010100B), and the carry flag is set. The
instruction,
SUBB A,R2
will leave the value 74H (01110100B) in the accumulator, with the carry flag and AC cleared but OV set.
Notice that 0C9H minus 54H is 75H. The difference between this and the above result is due to the carry
(borrow) flag being set before the operation. If the state of the carry is not known before starting a single or
multiple-precision subtraction, it should be explicitly cleared by CLR C instruction.
SUBB A,R n
Bytes: 1
Cycles: 1
Encoding: 1 0 0 1 1 r r r
Operation: SUBB
(A) ← (A) - (C) - (R n)
SUBB A,direct
Bytes: 2
Cycles: 1
Encoding: 1 0 0 1 0 1 0 1 direct address
Operation: SUBB
(A) ← (A) - (C) - (direct)
SUBB A,@R i
Bytes: 1
Cycles: 1
Encoding: 1 0 0 1 0 1 1 i
Operation: SUBB
(A) ← (A) - (C) - ((R i))
SUBB A,#data
Bytes: 2
Cycles: 1
Encoding: 1 0 0 1 0 1 0 0 immediate data
Operation: SUBB
(A) ← (A) - (C) - #data
46
0509C–8051–07/06
SWAP A
Function: Swap nibbles within the Accumulator
Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3 through 0 and
bits 7 through 4). The operation can also be thought of as a 4-bit rotate instruction. No flags are affected.
Example: The Accumulator holds the value 0C5H (11000101B). The instruction,
SWAP A
leaves the Accumulator holding the value 5CH (01011100B).
Bytes: 1
Cycles: 1
Encoding: 1 1 0 0 0 1 0 0
Operation: SWAP
(A3-0 ) D (A7-4 )
XCH A,<byte>
Function: Exchange Accumulator with byte variable
Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the original
Accumulator contents to the indicated variable. The source/destination operand can use register, direct, or
register-indirect addressing.
Example: R0 contains the address 20H. The Accumulator holds the value 3FH (0011111lB). Internal RAM location 20H
holds the value 75H (01110101B). The following instruction,
XCH A,@R0
leaves RAM location 20H holding the values 3FH (00111111B) and 75H (01110101B) in the accumulator.
XCH A,R n
Bytes: 1
Cycles: 1
Encoding: 1 1 0 0 1 r r r
Operation: XCH
(A) D ((R n)
XCH A,direct
Bytes: 2
Cycles: 1
Encoding: 1 1 0 0 0 1 0 1 direct address
Operation: XCH
(A) D (direct)
XCH A,@R i
Bytes: 1
Cycles: 1
Encoding: 1 1 0 0 0 1 1 i
Operation: XCH
(A) D ((R i))
47
0509C–8051–07/06
XCHD A,@Ri
Function: Exchange Digit
Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3 through 0), generally representing a
hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register.
The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.
Example: R0 contains the address 20H. The Accumulator holds the value 36H (00110110B). Internal RAM location 20H
holds the value 75H (01110101B). The following instruction,
XCHD A,@R0
leaves RAM location 20H holding the value 76H (01110110B) and 35H (00110101B) in the Accumulator.
Bytes: 1
Cycles: 1
Encoding: 1 1 0 1 0 1 1 i
Operation: XCHD
(A3-0 ) D ((Ri3-0))
XRL <dest-byte>,<src-byte>
Function: Logical Exclusive-OR for byte variables
Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in
the destination. No flags are affected.
The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source
can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the
source can be the Accumulator or immediate data.
Note: When this instruction is used to modify an output port, the value used as the original port data is read from
the output data latch, not the input pins.
Example: If the Accumulator holds 0C3H (1100001lB) and register 0 holds 0AAH (10101010B) then the instruction,
XRL A,R0
leaves the Accumulator holding the value 69H (01101001B).
When the destination is a directly addressed byte, this instruction can complement combinations of bits in any
RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte,
either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The
following instruction,
XRL P1,#00110001B
complements bits 5, 4, and 0 of output Port 1.
XRL A,R n
Bytes: 1
Cycles: 1
Encoding: 0 1 1 0 1 r r r
Operation: XRL
(A) ← (A) V (Rn)
48
0509C–8051–07/06
Document Revision History
Changes from 0509B - 08/05 to 0509C - 07/06
49
0509C–8051–07/06
Atmel Corporation Atmel Operations
2325 Orchard Parkway Memory RF/Automotive
San Jose, CA 95131, USA 2325 Orchard Parkway Theresienstrasse 2
Tel: 1(408) 441-0311 San Jose, CA 95131, USA Postfach 3535
Fax: 1(408) 487-2600 Tel: 1(408) 441-0311 74025 Heilbronn, Germany
Fax: 1(408) 436-4314 Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Regional Headquarters Microcontrollers
Europe 2325 Orchard Parkway 1150 East Cheyenne Mtn. Blvd.
Atmel Sarl San Jose, CA 95131, USA Colorado Springs, CO 80906, USA
Route des Arsenaux 41 Tel: 1(408) 441-0311 Tel: 1(719) 576-3300
Case Postale 80 Fax: 1(408) 436-4314 Fax: 1(719) 540-1759
CH-1705 Fribourg
Switzerland Biometrics/Imaging/Hi-Rel MPU/
Tel: (41) 26-426-5555
La Chantrerie High Speed Converters/RF Datacom
BP 70602 Avenue de Rochepleine
Fax: (41) 26-426-5500
44306 Nantes Cedex 3, France BP 123
Asia Tel: (33) 2-40-18-18-18 38521 Saint-Egreve Cedex, France
Room 1219 Fax: (33) 2-40-18-19-60 Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
ASIC/ASSP/Smart Cards
Zone Industrielle
East Kowloon
13106 Rousset Cedex, France
Hong Kong
Tel: (33) 4-42-53-60-00
Tel: (852) 2721-9778
Fax: (33) 4-42-53-60-01
Fax: (852) 2722-1369
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-
TIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-
TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically providedot-
herwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as compo-
nents in applications intended to support or sustain life.
© Atmel Corporation 2006. All rights reserved. Atmel ®, logo and combinations thereof, and Everywhere You Are ® are the trademarks or reg-
istered trademarks, of Atmel Corporation or its subsidiaries. Copied by permission of Intel Corporation. Copyright Intel Corporation 1994. Other terms
and product names may be trademarks of others.
0509C–8051–07/06
ADDRESSING MODES OF 8051
The 8051 instruction set supports 6 addressing modes:
(1) Direct addressing (4) Register specific (Register implied)
(2) Indirect addressing (5) Immediate mode
(3) Register Instructions (6) Indexed addressing.
1) Direct addressing: In this mode, the operands are (addressed) specified using the 8
bit address field in the instruction format. Only internal data RAM and SFRS can be
directly addressed.
Example: MOV R0, 89H 89 H is an address of special function Register TMOD.
2) Register Indirect addressing: In this mode the 8 bit address of a operand is stored
in a register. The register R0 and R1 of the selected bank of register or SP can be used
as address register for storing the 8 bit addresses.
Example: ADD A, @ R0.
3) Register Instructions: In this mode the operands are stored in the register R0 R7 of
the selected register Bank. One of these register is (R0 R7) is specified in the instruction
using the 3-bit register specification field of the opcode format.
Example: ADD A, R7.
4) Register Specific instruction: In this case the operand is implicitly stated as a part
of register. Some of the instruction always operate only on a specific register.
Example: RLA rotates accumulator left.
5) Immediate Mode: In this mode an immediate data i.e., a constant is specified in the
instruction after the opcode byte.
Example: MOV A, # 100.
6) Indexed addressing: Only program memory can be accessed using this addressing
mode. This mode is used in 8051 for look up table operation. PC and data pointers are
allowed 16 bit address register is this mode of addressing. These 16 bit register points
the base of the lookup table and accumulator register contains code to be converted
using the looking table. In other words it contains the relative address of the code in the
lookup table. The lookup table data address is found by adding the contents of
accumulator register with that of PC or data pointer. In the case of jump instruction the
contents of accumulator are added with one of the specified 16 bit register to form a
jump destination address.
Example: MOVC A, @A+DPTR
JMP @A+DPTR.
ARCHITECTURE OF 8051
The internal architecture of 8051 is given in figure below. The functional description
of each block is given below:
1. Accumulator (ACC): The accumulator register (ACC or A) acts as an operand
register, in case of some instruction. This may be either implicit or specified in the
instruction. The ACC register has been allotted an address in the on chip Special
(register) function register bank.
2. B Register: This register is used to store one of the operands for multiplier (or) divide
instruction. In other instruction it may be just used as a scratch pad. This register is
considered as a special function register.
3. Program Status Word (PSW): Thus set of flags contains the status information and
is considered as one of the special function register.
4. Stack Pointer: It’s a 8 bit register. It will be incremented before the data is stored on
to the stack using push or call instruction. This register contains 8 -bit stack top address.
The stack may be defined anywhere in the on chip 128-byte RAM. After reset the SP
is initialized to 07. After each write to stack operation, the 8 bit contents of the operand
are stored on to the stack; after incrementing the SP register by one. If SP contains
07H, the forthcoming PUSH operation will store the data at address 08 H in the internal
RAM. The 8051 stack is not a Top-Down Data Structure like other intel processors.
This register has also been allotted an address in the special function register bank.
5. Data Pointer (DPTR): This 16 bit register contains a higher byte (DPH) and the
lower byte (DPL) of the 16 bit external data RAM address. It’s accessed as a 16 bit
register or two 8 bit register as specified above. It has been allotted two addresses in
the special function register bank for its two bytes DPH and DPL.
6. Port 0 to 3 Latches and Drivers: These 4 latches and driver pairs are allotted to
each of the 4 on chip input output ports. These latches have been allotted addresses in
the special function register bank. Using the allotted address the user can communicate
with these ports. These are identifies as P0, P1, P2 and P3.
7. Serial Data Buffer: The serial data buffer internally contains 2 independent register
one of them is transmit buffer, which is a parallel-in-serial-out register. The other is a
(serial) receive buffer, which is called a serial-in-parallel-out register. The serial data
buffer is identified as SBUF and is one of the special function register. If a byte is
written to SBUF, it initiates the serial transmission and if the SBUF is read it reads the
received serial data.
8. Timer Registers: These two 16 bit register can be accessed as their lower and
upper bytes for example TL0 represents, the lower byte of the timer register 0, while
TH0 register higher byte of the timer register 0 similarly TL1 and TH1 represent the
lower and higher bytes of timing register 1. All these register can be accessed using
the 4 addresses allotted to the which lie in the special function register SFR address
range 80 H to FF.
9. Control Register: The special function register IP, IE, TMOD, TCON, SCON and
PCON contain control and status information for interrupts, times/count and serial
port. All of these register have been allotted addresses in the special function register
bank of 8051.
10. Timing and Control Unit: This unit derives all the necessary timing at control signals
register for internal operation of the circuit. It also derives the control signals required
for controlling the external system bus.
11. Oscillator: Thus circuit generates the basic timing clock signal for the operation of
the circuit using crystal oscillator.
12. Instruction Register: This register decodes the opcode of an instruction to be executed
and gives information to the timing and control unit to generate necessary signals on
the execution of instruction.
13. EPROM and Program address Register: These blocks provides an on chip EPROM
and a mechanism to internally address it. EPROM is not available in all 8051 versions.
14. RAM and RAM address Register: These blocks provide internal 128 bytes of
RAM and a mechanism to address it internally.
15. ALU: It performs 8 bit arithmetic, logical operations over the operands held by temporary
register TMP1 and TMP2. Users can’t access these temporary register.
16. SFR Register Bank: This is a set of special function register, which can be addressed
using their respective addresses which lie in the range 80 H to FF H.
INTERRUPTS OF 8051
8051 provides 5 sources of interrupt, INT0 and INT1 are the two external interrupts.
These can be edge triggered or level triggered, as program with bits IT0 and IT1 is
Register TCON. These interrupts are processed internally by the flags IE0 and IE1. If
the interrupts are programmed as edge sensitive, these flags are automatically cleared
after the control is transferred to the respective vector. On the other hand if the interrupt
are program as level sensitive, these flags are controlled by the external interrupt
sources themselves.
Both timers can be used in timer or counter mode. In counter mode it counts the pulses
at T0 and T1 pin. In timer mode the oscillator clock is divided by a prescalar (1/32) and
then given to the timer. So clock frequency for timer is 1/32th of the controller operating
frequency. The timer is a UP counter and generate an interrupt when the count reaches
FFFF H.
The timer 0 and Timer 1 interrupt sources are generated by TF0 and TF1 bits of the
register TCON; which are set; if a rollover takes place in their respective timer register
except timer 0 in mode 3.
The serial port interrupt is generated if alteast one of the (bits) two bits RI and TI is set
Neither of the flag is cleared after the control is transferred to the service routine RI
and TI flags need to be cleared using software.
In addition to these 5 interrupts, 8051 also allows single step interrupt to be generate
with the help of software. The different sources of interrupt program to have same
level of priority, further follow a sequence of priority under that level as shown.
The All these interrupt are enabled using a special function register called Interrupt
Enable Register (IE) and their priorities are program using a special function register
called Interrupt Priority Register (IP).
MICROCONTROLLERS
INTRODUCTION
While studying microprocessor based system design, a stand alone microprocessor is not
a self sufficient device. It requires other components like memory, and input output device to
form a minimum workable system configuration. To have all these components in discrete
form and to assemble them on a PCB (Printed Circuit Board) is not a affordable solution for
the following reasons.
1. The overall system cost of a microprocessor based system built around a CPU, memory
and other peripherals is high as compared to microcontroller based system.
2. A large sized PCB is required for assembling all these components, resulting in an
enhanced cost of the system.
3. Design of such PCBs requires a lot of effort and time and thus the overall product
design requires more time.
4. Due to the large size of the PCB and the discrete component used, physical size of the
product is big and hence it is not handy.
5. As discrete components are used the system is not reliable nor is it easy to troubleshoot
such a system.
Considering all these problems, Intel decided to integrate a microprocessor along
with IO ports and minimum memory in a single package. Another peripheral,
Timer was also integrated to make this device a self sufficient one.
A device which contains a microprocessor and the above mentioned devices has
been named as microcontrollers. The Design with the microcontrollers has the
following advantages.
1. As the peripherals are integrated in to a single chip, the overall system cost is very low.
2. The product is of a small size as compared to the microprocessor based system and is
thus very handy.
3. The system design now requires very little efforts and is easy to trouble-shoot and
maintain.
4. As the peripherals are integrated with a microprocessor the system is more reliable.
5. Though microcontrollers have on chip RAM, ROM and IO ports, additional RAM,
ROM and IO Ports may be interfaced externally if required.
6. The microcontrollers with on chip ROM provide a software security feature which is
not available with microprocessor based system using ROM/EPROM.
7. All these features are available in a 40 pin package as in an 8-bit processor.
The following figure shows a typical microcontrollers internal block diagram.
As the microcontroller contains most of the components required to form a
microprocessor system, it’s some time called single chip microcomputer.
MEMORY AND IO ADDRESSING
The total memory of an 8051 system is logically divided into program memory and data
memory. Program memory stores the program to be executed while data memory
stores data like immediate results, variables, and constants required for execution of
the program.
Program memory is invariably implemented using EPROM, because it stores only
program code which is to be executed thus it need not be written into. However the
data memory may be read from or written into, thus implemented using RAM.
Further the program memory and data memory both may be categorized as on-chip
(internal) and external memory, depending on whether the memory is physically exists
on chip or it is externally interfaced.
8051 can (address support) 4kB on chip program memory whose map starts from
0000 H to 0FFF H. It can address 64kB of external program memory under the control
of PSEN signal, whose address map is from 0000 H to FFFF H. Here the map of
internal program memory and external program memory may overlap. However, these
two memory spaces can be distinguished by PSEN signal.
8051 supports 64 kB of external data memory whose map starts at 0000 H and ends at
FFFF H. This external data memory can be accessed under the control of register
DPTR which stores he addresses of external data memory accesses.
8051 generators RD and WR signals during external memory accesses. The chip
select line of external data memory may be derived from the address lines. Internal
data memory 8051 consists of two parts:
(1) RAM block of 128 bytes (256 bytes in some various of 8051).
(2) Is a set of addresses from 80 H to FF H which includes addresses allotted to the
special function register.
The address map of 8051 internal 128 bytes RAM starts from 00 to 7F H. This RAM
can be addressed by using direct or indirect addressing modes. However the special
function register address map i.e., from 80 H to FF H is accessed only with direct
addressing mode.
In case of 8051 versions with 256 bytes on-chip RAM, the map starts from 00 H tan
FF H. In this case it may be noted that the address map of special function register i.e.,
80 H to FF overlaps with upper 128 bytes of RAM. The way of addressing i.e.,
addressing mode is differentiates between these two memory spaces. The upper 128
bytes of 256 byte on-chip RAM can be accessed only using indirect addressing; while
the lower 128 bytes can be accessed using either direct or indirect addressing. The
SFR can be accessed only by using direct addressing.
The lower 128 bytes of RAM whose address map is from 00 to 7F is functionally
organized in 3 sections. The address block from 00 to 1F i.e., the lowest 32 bytes from
the 1st section, is divided into 4 banks of 8 register denoted as 00, 01, 10 and 11. Each
of these banks contain 8. 8-bit register.
The stack pointer gets initialized at address 0.7 H i.e., the last address of bank 00, after
reset operation.
After reset bank 0 is selected by default but the actual stack data is stored from 08 H
onwards; i.e., bank 01, 10 and 11.
Note that 20 is the address of the 1st byes of the on-chip RAM. The 3rd block of
internal memory occupies addresses from 30 H to 7F H. This block of memory is byte
addressable memory space.
After reset bank 0 is selected by default but the actual stack data is stored from 08 H
onwards; i.e., bank 01, 10 and 11.
Note that 20 is the address of the 1st byes of the on-chip RAM. The 3rd block of
internal memory occupies addresses from 30 H to 7F H. This block of memory is byte
addressable memory space.
Microcontroller
Presentation
By
Rajul Patkar
Microprocessor and
Microcontroller
Microprocessors is a general purpose
computer. Multi chip required for all the
functions.
– CPU
– Memory for both data and program
– I/O or Input Output system
Microprocessor and
Microcontroller
Various different architectures exist depending
on the application
TF1 − Timer 1 overflow flag. This is set by hardware when the timer/counter 1
overflows and is cleared by hardware.
TR1 − Timer 1 run control bit. This is set/cleared by software to turn
timer/counter1/ON/OFF.
TF0 − Timer 0 overflow flag. This is set by hardware when the Timer/Counter0
overflows and is cleared by hardware.
TR0 − Timer 0 run control bit. This is set/Reset by software to turn
Timer/Counter on/off.
IE1 − External interrupt 1 edge flag. This is set by hardware when external
interrupt edge is detected and is cleared by hardware, i.e., when the interrupt is processed.
IT1 − Interrupt 1 type control bit. This is Set/Reset by software to specify falling
edge/low level triggered external interrupt.
IE0 − External Interrupt 0 edge flag. This is set by hardware when external
interrupt edge is detected, and is cleared by hardware when the hardware interrupt is
processed.
IT0 − Interrupt 0 type control bit. Thus is Set/Reset by software to specify falling
edge/low level triggered external interrupt.
SCON (Serial Ports Control Register):
SM0
Serial port mode specifies.
SM
SM2 This enables the multiprocessor communication feature in modes 2 and 3. If SM2 is
set to 1 then R1 will not be activated, if the received 9th data bit is 0. In mode1 if SM2 = 1
then R1 will not be activated if a valid stop bit was not received. In mode 0 - SM2 should be
0.
REN This is Set/Reset by software to enable/disable reception.
TB8 This selects the 9th bit that will be transmitted in modes 2 and 3. This Set/Reset by
software.
RB8 In modes 2 and 3, this is the 9th data bit that was received. In mode 1, if SM2 = 0,
RB8 is the stop bit that was received. In mode 0, RB8 is not used.
TI Transmit interrupt flag. This is set by hardware at the end of the 8th bit time in mode
0, or at the beginning of the stop bit in the other modes. This must be cleared by software.
RI Receive Interrupt flag. This is set by hardware at the end of the 8th bit time in mode
0, or halfway through the stop bit time in the other modes excepting the case where SM2 is
set. This must be cleared by software.
PCON (Power Control Register):
SMOD − Double band rate bit. If timer 1 is used to generate baud rate, the baud rate is
doubled when the serial port is used in modes 1, 2, 3.
— − Not implemented. Reserved for future use.
GF1
General Purpose Flag Bit.
GF0
PD − Power down bit. Setting this bit activates power down operation in the 8051.
IDL − Idle mode bit setting. This bit activates idle modes operation in 8051.
SIGNAL DESCRIPTIONS OF 8051
The 8237 is a LSI controller IC that is most widely used to implement the DMA
transfer. DMA capability permits devices, such as peripherals, to perform high speed
data transfers between either two section of memory or between memory and an input
output device. DMA mode of operation is most frequently used when blocks or packets
of data are to be transferred for instance disk controllers, Local area network controllers
and communication controllers are devices that normally process data as blocks or
packets.
The following figure shows the 8237A DMA controller. In a microprocessor system
the 8237A can acts as a peripheral device and its operation must be initialized through
software. This is done by reading from or writing to the register of DMA controller.
These data transfer takes place through microprocessor interface .
Whenever 8237A is not in use by a peripheral device for DMA operation, it is in a state
known as idle state. When in this state, the microprocessor can issue commands to the
DMA controller and read from or write to its internal register. Data bus lines DB0
through DB7 are the path over which these data transfers take place. Which register is
accessed is determined by a 4-bit register address that is applied to address inputs A0
through A3.
During the data transfer bus cycle, other bits of the address are decoded external
circuitry to produce a chip select (CS ) input for the 8237A when in the idle state, the
8237A continuously samples this input waiting for it to become active. Logic 0 at this
input enables the microprocessor interface. The microprocessor tells the 8237A whether
an input or output bus cycle is in progress with the signal IOR or IOW .
DMA Interface of the 8237A:
With the above discussion, we have seen how a microprocessor talk to the register of
8237A. Now let us see how peripheral devices initiates DMA service.
The 8237A contains 4 independent DMA channels, channels 0 through channel 3.
Typically, each of these channel is dedicated to a specific device, such as a peripheral.
The following figure shows the DMA interface. (Fig. 5.10)
There are 4 DMA request inputs denoted as DREQ0 through DREQ3. These DREQ
inputs corresponds to channels 0 through 3. In the idle state the 8327A continuously
tests these inputs to see if one is active. When a peripheral device wants to perform
DMA operation, it makes a request for service at its DREQ input by switching it to its
active state.
In response to DMA request, the DMA controller switches the hold request output to
logic 1. Normally this output is supplied to the HOLD input of the 8086 and signals the
microprocessor that the DMA controller needs to take control of the system bus.
When the 8088/8086 is ready to give up control of the bus, it puts its bus signals in to
the high impedance state and signals this fact to the 8237A by switching the HLDA
(Hold acknowledge) output to the logic 1. HLDA of the 8088/86 is applied to the
HLDA input of 8237A and signals that the system bus is now available for use by the
DMA controller.
The 8237A tells the requesting device that it is ready by outputting a DMA acknowledge
(DACK) signal for each of these 4 DMA request inputs, DREQ0 through DREQ3, has
a corresponding DMA acknowledge outputs DACK0 then DACK3. Once this DMA
request/acknowledge handshake sequence is complete, the peripheral device gets direct
access to the system bus and memory under the control 8237A following figure shows
DMA interface.
During DMA bus cycles, the system bus is driven by the DMA controller not the
microprocessor. The 8237A generates all the address and control signals needed to
perform the memory and the input/output data transfers. At the beginning of the all
DMA bus cycles, a 16-bit address is output on lines A0 - A7 and DB0 thru DB7. The
upper 8 bits of the address, which are available on the data bus lines, appear at the
same time that address strobe becomes active. The ADSTB is used to strobe the
MSB of the address in to an external latch.
This 16-bit address gives the 8237A the ability to directly address up to 64k bytes of
storage location. The AEN (address latch enable) output signal is active during the
complete DMA bus cycle and can be used to both enable the address latch and disable
other devices connected to the bus.
Let us assume that an IO device wants to transfer data to memory. i.e., IO device
want to write data to memory. In this case 8237A uses IOR output signal to the IO
device to put the data onto data bus lines DB0 thru DB7. At the same time, it asserts
MEMW to signal that the data available on the bus are to be written into memory. In
this case the data are transferred directly from the IO device to memory and don’t go
thru 8327A.
In a similar way DMA transfer of Data can takes place from memory to an IO device.
Now IO device reads data from the memory. For this data transfer the 8237A activates
MEMR and IOW control signals.
5.2.2 Internal Architecture of 8237A:
The following figure shows the internal architecture of 8237A. Here we have the
following blocks.
timing and control.
priority encoder
rotating priority logic.
command control.
12 different types of registers.
Let us consider these functional blocks in detail.
The timing and control part of 8237A generates the timing and control signals needed
by the external bus interface. It accepts input as Ready and CS and produce output
signals like ADSTB and AEN. READY input is used to accommodate for slow memory
of IO devices. READY must go active, logic 1, before the 8237A will complete a
memory or IO bus cycle. As long as READY is at logic 0, wait states are inserted to
extend the duration of the current bus cycle.
If multiple requests for DMA service are received by the 8237A, they are accepted on
priority basis. One of two priority schemes can be selected for the 8237A under software
control. They are called fixed priority and rotating priority. The fixed priority mode
assigns priority to the channels in descending numeric order. That is channel 0 has the
highest priority and channel 3 has the lowest priority. Rotating priority starts with the
priority levels same way as in fixed priority. However, after a DMA request for a
specific level gets services, the priority is rotated so that the previously active channel
is reassigned to the lowest priority level for instance, assuming that channel, which
was initially at priority level was just serviced, then DREQ2 is now at the highest
priority level and DREQ1 rotates to the lowest level.
The command control circuit decodes the register commands applied to 8237 A through
microprocessor interface. In this way it determines which register is to be accessed
and what type of operation is to be performed. However it is used to decode the
programmed operating modes of the device during the DMA operation.
8237 has 12 different types of Internal register.
Each DMA channel has two address register. They are called the base address
register and current address register. The base address register holds the starting
address for the DMA operation. Current address register contains the address of the
next storage location to be accessed. These register must be loaded with appropriate
value prior to initiating a DMA cycle. To load a new 16-bit address into the base
register, we must write two separate byte one after the other to the address of the
register. 8237A has an internal FF called first/last FF. This FF identifies which byte of
the address is being written in to the register. If the FF = 0, then load low byte of
address to the register. If FF = 1 then write high byte of address to the register.
Current Word Register: Each channel has 16-bit current word register that carries
number of data byte transfers to be carried out. The word count is decremented after
each transfer and the new value is again stored back to current word register when a
count becomes zero an EoP (End of Process) signal will be generated.
Base Address and Base Word Count Register: Each channel has a pair of these
register. These contain the original copy of the respective initial current address register
and current word count register (before incrementing or decrementing). These are
automatically written along with the current register. These can’t be read by CPU.
The contents of these register are used for auto initialization.
Command Register: This 8 bit register controls the complete operation of 8237. This
can be programmed by the CPU and cleared by resent operation
Mode Register: Each DMA channel (contains) has an 8-bit mode register. This is
written by CPU in programming mode.
Request Register: Each channel has a request bit associated with it in the required
register. These are non-maskable and subject to prioritization by the priority resolving
network of 8237. Each bit is set or reset under programming
Mask Register: Some times it may be required to disable a DMA request of certain
channel. Each of the 4 channels has a mask bit which can be set under program control to disable
the incoming DREQ requesting at the specific channel. This bit is set when the corresponding
channel produces an EOP signal; if the channel is not programmed for autoinitialization. The
register is set to FFH after a reset operation
Temporary Key: The temporary register holds data during memory-to-memory data
transfers. After the completion of the transfer operation, the last word transferred
remains in the temporary register till it is cleared by reset operation.
Status Register: The status register keep track of all the DMA channel pending
requests and status of their terminal counts (TC). Bits D0 D3 are updated every time;
the corresponding channel reaches TC or an external EOP occurs. These are cleared
upon reset and also on each status read operation. Bits D4 D7 are set, if the
corresponding channels require services
Single Transfer Mode: In this mode the device transfers only one byte per second. The
word count is decremented and address is decremented or incremented after each such
transfer. The terminal count (TC) state is reached when the count becomes zero. For each
transfer, the DREQ must be active until the DACK is activated.
Block Transfer Mode: In this mode 8237 is activated by DREQ to continue the transfer
until TC is reached i.e., block of data is transferred. The transfer cycle may be terminated
due to EOP which forces the TC. The DREQ needs to be activated only till DACK signal is
activated by DMA controller.
Demand Transfer Mode: In this mode the device continuously transfers until a TC is
reached or an external EOP is detected or DREQ signal goes inactive. Thus a transfer may
exhaust the capacity of data transfer of an input/output device. After the IO device is able to
catch up, the service may be reestablished activating, the DREQ signal again.
Cascade Mode: In this mode, more than one 8237 can be connected together to provide
more than 4 DMA channels. The HRQ and HLDA signals from additional 8237s are
connected with DREQ and DACK pins of a channel of the host 8237 respectively. The
priorities of the DMA requests may be preserved at each level. The 1st device is only used
for prioritizing the additional devices and it does not generate any address or control signal of
its own.
Memory to Memory Transfer: To perform the transfer of a block of data from one set of
memory address to another one, this transfer mode to used. Program the corresponding
mode bit in the command word, set the channel 0 and channel 1 to operate as source and
destination channel. This transfer is initialized by setting the DREQ0 using software commands.
The 8237 sends HRQ signal to the CPU as usual and when the HLDA signal is activated by
the CPU; the device starts operating in block transfer mode to read the data from the memory.
The channel 0 (CAR) Current Address Register acts as a source pointer. The byte read
from the memory is stored in an temporary register of 8237. The channel 1 CAR acts as a
destination pointer the pointers are automatically incremented a decremented, depending
upon program. The channel 1 word count register is used as a counter and is decremented
after each transfer.
PROGRAMMABLE COMMUNICATION INTERFACE (8251)
Programmable communication interface is used for serial data transmission. It is an
Universal Synchronous/Asynchronous Receiver Transmitter (USART). It is compatible
with 8085, 8086, 8088 and 8748.
It is fabricated using N-channel silicon gate technology 8251 can be used to transmit/
Receive serial data.
It accepts data in the parallel format from the microprocessor and converts into serial
data for transmission. It also receives serial data and converts them into parallel data
and sends the data to the CPU. The following figures shows the schematic diagram of
8251.
Pin Diagram
Synchronou
s Mode (Receiver):
In this mode character synchronization can be achieved, internally or externally. If this
mode is programmed, then ‘ENTER HUNT’ command should be included in the 1st command
instruction word written in to the 8251A. The data on RXD pin is sampled on the rising edge
of the R C × . The content of the Receiver buffer is compared with the 1st SYNC character
at every edge until it matches. It 8251 A is programmed for two SYNC character, the
subsequent received character is also checked. When both the characters match, the hunting
stops. The SYNDET pin is set high and is reset automatically by status read operation. If a
parity bit is programmed, the SYNDET signal will not go high until the middle of parity bit,
otherwise till the middle of the last data bit.
Serial IO
Basic concepts in serial IO
• Interface requirements
– Address decoding, control signal generation
• Alphanumeric codes
– ASCII, EBCDIC or any other coding
• Transmission format
– Synch or asynch, simplex/duplex, rate of transmission
• Error checks
– Parity, checksum, CRC
• Data comm over telephone
– Voice:300Hz-3300Hz,Modem,fsk/psk/qpsk etc
Syn and asycn transmission
return return
8085 serial I/O lines
• SOD (serial output D7 D6 D5 D4 D3 D2 D1 D0
SID
CY D7 D6 D5 D4 D3 D2 D1 D0
XRA A 0 0 0 0 0 0 0 0 0
MVI A, 80H 0 1 0 0 0 0 0 0 0
RAR 0 0 1 0 0 0 0 0 0
SIM outputs 0 as stop bit
STC 1 0 1 0 0 0 0 0 0
MOV A,B 1 0 1 0 0 0 1 1 1
RAR 1 1 0 1 0 0 0 1 1
MOV B,A B= 1 0 1 0 0 0 1 1
DCR C C= 0 0 0 0 1 0 1 1
JNZ NXTBIT 1 1 0 0 0 0 0 0 0
RAR 0 1 1 0 0 0 0 0 0
.
When ascii D7 is sent out, register B will have all 1s from D0 to D7. In the
last two iterations logic 1s are sent out as stop bits.
Data reception using SID
SIDATA: RIM ; read input bit
RAL ; plc D7 into CY
JC SIDATA ; if D7 = 1, not a start bit, go bck and read again
CALL HALFBIT ; if D7=0. strt bit. wait hafl bit time
MVI C, 09 ; bit cont = 9
NXTBIT: CALL BITTIME ; wait for one bit time
RIM ; read input bit
RAL ; save the bit D7 to CY
DCR C ; one bit read
JZ RETURN ; if all bits are read return to main prog
MOV A,B ; plc the bits saved so far into acc from B
RAR ;plc bit saved in CY to D7 and sft all bits by 1 position
MOV B,A ; save bits in B
JMP NXTBIT ; get nxt bit
HW controlled serial I/O
• SW control has following requirements:
– An input port and an output port are req for
interfacing.
– In transmission, MPU converts parallel data into serial
bits.
– In reception, MPU converts bits from serial to parallel.
– Trans and rec must match the time delay.
• In HW control has serial IO, all these features
are incorporated in one chip, like 8251A
(USART).
8251A
• Chip select
• Control/Data
• Write
• Read
• Reset
• Clock
• Control register
•16 bit, mode
instr, command
instr
• Status register
•It has the same
add as the
control register
• Data buffer
•bidirectional
Control logic and registers
• Control regstr
– 16 bit: 2 independent bytes
– 1st byte: mode instr
– 2nd byte command inst
• Status rgstr
– Chks the rdy ststs of peripheral
– Accessed when C/D’ is high
– Same port add as control regstr
CS’ C/D’ RD’ WR’ Function
• Data buffer
0 1 1 0 MPU writes in the control register
– Bi directional
0 1 0 1 MPU reads status register
– At C/D’ is low
0 0 1 0 MPU outputs data to data buffer
0 0 0 1 MPU reads data from data buffer
1 X X X USART is not selected
Blk diagram of Trn and Rcv section
• Transmitter section
– TxD: serial bits are tran on
this line.
– TxC: controls bit trans rate.
Clk freq can be 1,16,64
times the baud.
– TxRDY: o/p signal,high
indicates the trans buffer is
empty and USRT ready to
accept a byte. Signal is
reset when data is loaded
in the buffer.
– TxE: o/p signal High
indicates that the O/P
register is empty. Reset
when a byte is trnasferd
frm buffer to o/p rgstr.
Receiver section
• RxD: bits are rcvd serially on this line
• RxC: controls the rate at which bits are
rcvd by USART. In asych mode, it can be
1, 16 or 64 times the baud.
• RxRDY: it goes high when USART has a
char on the input buffer register and ready
to transfer it to MPU. Can be used either
to indicate the status or to interrupt MPU.
Initializing 8251A
• Mode, baud, stop bits, parity, etc.
• Control word: a) mode word b) command word
• After a reset operation, a mode word must be written in
the control register followed by a command word.
Command word can be changed at any time during
operation, but mode can only be changed only after a
reset operation. It can be reset using internal reset bit
(D6) in the command word.
Interfacing RS232 terminal using
8251A
• TxC is 153.6 kHz.
• Asycn mode with 9600 baud
• Character length = 7 bits, two stop
bits
• No parity check.
• Port add
– Data register: FEh
– Control/status register: FFh
•Mode word:
D7 D6 D5 D4 D3 D2 D1 D0
1 1 0 0 1 0 1 0 =CAh
Tr rdy
Initialization intruction:
SETUP: MVI A, CAh ; load mode word
OUT FFh ; write mode word to control rgstr
MVI A, 11h ; load command word
OUT FFh ; enable trnsmitter
STATUS: IN FFh ; read stats word
ANI 01h ; mask all bits except D0
JZ STATUS ; if D0 = 0, Tr buffer is full, go back and wait
PROGRAMMABLE INTERVAL TIMER (8253/8254)
• The following fig shows a schematic diagram containing an 8-bit bidirectional port, 5-
bit control port and the relation of INTR with the control pins. Port B can either be set
to Mode 0 or 1 with port A( Group A ) is in Mode 2.
• Mode 2 is not available for port B. The following fig shows the control word.
• The INTR goes high only if either IBF, INTE2, STB and RD go high or OBF,INTE1,
ACK and WR go high. The port C can be read to know the status of the peripheral
device, in terms of the control signals, using the normal I/O instructions.
• Compatible with All Intel and Most other Microprocessors
• Handles Inputs from DC to 10 MHz
• 8 MHz 8254
• 10 MHz 8254-2
• Status Read-Back Command
• Six Programmable Counter Modes
• Three Independent 16-Bit Counters
• Binary or BCD Counting
• Single a 5V Supply
• Standard Temperature Range
• The Intel 8254 is a counter/timer device designed to solve the common timing control
problems in microcomputer system design.
• It provides three independent 16-bit counters, each capable of handling clock inputs up
to 10 MHz.
• All modes are software programmable. The 8254 is a superset of the 8253.
• The 8254 uses HMOS technology and comes in a 24-pin plastic or CERDIP package.
BLOCK DIAGRAM
Functional Description
• The 8254 is a programmable interval timer/counter designed for use with Intel microcomputer
systems.
• It is a general purpose, multi-timing element that can be treated as an array of I/O ports in the
system software.
• The 8254 solves one of the most common problems in any microcomputer system, the
generation of accurate time delays under software control. Instead of setting up timing
loops in software, the programmer configures the 8254 to match his requirements and
programs one of the counters for the desired delay.
• After the desired delay, the 8254 will interrupt the CPU. Software overhead is minimal
and variable length delays can easily be accommodated. Some of the other counter/timer
functions common to microcomputers which can be implemented with the 8254 are:
Real time clock
Event-counter
Digital one-shot
Programmable rate generator
Square wave generator
Binary rate multiplier
Complex waveform generator
Complex motor controller
• DATA BUS BUFFER: This 3-state, bi-directional, 8-bit buffer is used to interface
the 8254 to the system bus, see the figure : Block Diagram Showing Data Bus Buffer
and Read/Write Logic Functions.
• READ/WRITE LOGIC : The Read/Write Logic accepts inputs from the system bus
and generates control signals for the other functional blocks of the 8254. A1 and A0
select one of the three counters or the Control Word Register to be read from/written
into.
• A “low” on the RD input tells the 8254 that the CPU is reading one of the counters.
• A “low” on the WR input tells the 8254 that the CPU is writing either a Control Word
or an initial count. Both RD and WR are qualified by CS; RD and WR are ignored
unless the 8254 has been selected by holding CS low.
• CONTROL WORD REGISTER :The Control Word Register is selected by the
Read/Write Logic when A1,A0 = 11. CPU then does a write operation to the 8254, the
data is stored in the Control Word Register and is interpreted as a Control Word used
to define the operation of the Counters.
• The Control Word Register can only be written to; status information is available with
the Read-Back Command.
• COUNTER 0, COUNTER 1, COUNTER 2 :
These three functional blocks are identical in operation, so only a single Counter will
be described.
• The Counters are fully independent. Each Counter may operate in a different mode.
Each counter has 3 logical lines Clock (CLK) ,Gate and Out. Clock and Gate are input
signals and OUT is the output signal. The functions of these lines changes depending
on how the device is initialized. Gate signals act as start pulse , depending on the mode
of operation of the counter. Clock acts as clock input to the counter. Each counter is
a 16-bit presettable down counter. The counter can be easily read by the CPU and the
data of the counter will not be altered.
Read/write control supports five control signals RD, WR, A0, A1 and CS.
The functions of first four control signals are tabulated above. Address lines A0 and A1
selects Counter 0 or Counter 1 Counter 2 or the Control word register. Based on the RD
or WR signals are enabled at a particular time determines that the selected counter or the
control word register can be read or written into.
Operating Modes of 8253/8254:
The timer can be operated in six different operating modes . These six modes are
denoted as mode 0, mode 1, mode 2, mode 3, mode 4, and mode 5.
Mode 0:
Interrupt on Terminal Count: The counter will be programmed to an initial value
afterwards counts down at a rate equal to the input clock frequency. When the count becomes
zero the OUT pin will be at logic 1. The output will stay at logic 1 until the counter is reloaded
with a new value or the same value or the control word is written in to the device. Once the
counter starts counting down the GATE input can disable the internal conting by setting the
GATE to logic 0.
Mode 1:
Programmable one-Shot: In mode 1 the device can be setup to give an output pulse that
is an integer number of clock pulses. The one-shot is triggered on rising edge of the GATE
input. If the trigger occurs during the pulse output the 8253/8254 will be retriggered again.
Mode 2:
Rate Generator: In this mode the counter behaves as a “ divide by N “ counter. The
OUT pin of the counter goes to low for one input clock period. The time between the pulses of
going low is dependent on the present count in the counter’s register. The formula to find the
count value, which have to be loaded in the counter is determined by input clock frequency
and the output clock frequency.
Count N = Fi / Fo =Input clock frequency / Output clock frequency
Mode 3:
Square wave generator: Mode 3 is same as mode 2 except that the output will be high for
half the period and low for half. If the count is odd the output will be high for (n+1)/2 and low
for (n-1)/2 counts.
Mode 4:
Software Triggered Strobe:In this mode the OUT is initially high. The counter is loaded
with an initial value and upon the terminal count the output will go to a logic 0 for one clock
period and then return to logic1.
Mode 5:
Hardware Triggered Strobe:This mode is similar to Mode 4. In this mode the rising edge
of the trigger input will start counting of the counter. The output goes low for one clock at the
terminal count. The counter is retriggerable i.e if the trigger input is taken low and then high
during a count sequence the sequence will start over. When the external trigger input goes to
logic 1 the timer will start to time out. If the external trigger occurs again prior to the time
completing a full time out the timer will retrigger.
8254
• Compatible with All Intel and Most other Microprocessors
• Handles Inputs from DC to 10 MHz
8 MHz 8254
10 MHz 8254-2
• Status Read-Back Command
• Six Programmable Counter Modes
• Three Independent 16-Bit Counters
• Binary or BCD Counting
• Single a 5V Supply
• Standard Temperature Range
• After the desired delay, the 8254 will interrupt the CPU.
Software overhead is minimal and variable length delays
can easily be accommodated.
• Some of the other counter/timer functions common to
microcomputers which can be implemented with the 8254
are:
• Real time clock
• Event-counter
• Digital one-shot
• When half the initial count has expired, OUT goes low for
the remainder of the count. Mode 3 is periodic; the
sequence above is repeated indefinitely.
• An initial count of N results in a square wave with a
period of N CLK cycles. GATE = 1 enables counting;
GATE = 0 disables counting. If GATE goes low while
OUT is low, OUT is set high immediately; no CLK pulse
is required.
• A trigger reloads the Counter with the initial count on the
next CLK pulse. Thus the GATE input can be used to
synchronize the Counter.
• One CLK pulse after the count expires, OUT goes low and
the Counter is reloaded with the initial count minus one.
• Succeeding CLK pulses decrement the count by two.
• When the count expires, OUT goes high again and the
Counter is reloaded with the initial count minus one. The
above process is repeated indefinitely.
• So for odd counts, OUT will be high for (N - 1)/2 counts
and low for (N - 1)/2 counts.
• The parallel input-output port chip 8255 is also called as programmable peripheral
input-output port. The Intel’s 8255 is designed for use with Intel’s 8- bit, 16-bit and
higher capability microprocessors. It has 24 input/output lines which may be individually
programmed in two groups of twelve lines each, or three groups of eight lines. The two
groups of I/O pins are named as Group A and Group B. Each of these two groups
contains a subgroup of eight I/O lines called as 8-bit port and another subgroup of four
lines or a 4-bit port. Thus Group A contains an 8-bit port A along with a 4-bit port. C
upper.
• The port A lines are identified by symbols PA0-PA7 while the port C lines are identified
as PC4-PC7. Similarly, Group B contains an 8-bit port B, containing lines PB0-PB7
and a 4-bit port C with lower bits PC0- PC3. The port C upper and port C lower can be
used in combination as an 8-bit port C.
• Both the port C are assigned the same address. Thus one may have either three 8- bit
I/O ports or two 8-bit and two 4-bit ports from 8255. All of these ports can function
independently either as input or as output ports. This can be achieved by programming
the bits of an internal register of 8255 called as control word register ( CWR ).
• The internal block diagram and the pin configuration of 8255 are shown in fig.
• The 8-bit data bus buffer is controlled by the read/write control logic. The read/write
control logic manages all of the internal and external transfers of both data and control
words.
• RD, WR, A1, A0 and RESET are the inputs provided by the microprocessor to the
READ/ WRITE control logic of 8255. The 8-bit, 3-state bidirectional buffer is used to
interface the 8255 internal data bus with the external system data bus.
• This buffer receives or transmits data upon the execution of input or output instructions
by the microprocessor. The control words or status information is also transferred
through the buffer.
• The signal description of 8255 are briefly presented as follows :
• PA7−PA0: These are eight port A lines that acts as either latched output or buffered
input lines depending upon the control word loaded into the control word register.
• PC7−PC4 : Upper nibble of port C lines. They may act as either output latches or
input buffers lines.
• This port also can be used for generation of handshake lines in mode 1 or mode 2.
• PC3−PC0 : These are the lower port C lines, other details are the same as PC7−PC4
lines.
• PB0−PB7 : These are the eight port B lines which are used as latched output lines or
buffered input lines in the same way as port A.
• RD : This is the input line driven by the microprocessor and should be low to indicate
read operation to 8255.
• WR : This is an input line driven by the microprocessor. A low on this line indicates
write operation.
• CS : This is a chip select line. If this line goes low, it enables the 8255 to respond to RD
and WR signals, otherwise RD and WR signal are neglected.
• A1−A0 : These are the address input lines and are driven by the microprocessor.
These lines A1-A0 with RD, WR and CS from the following operations for 8255.
These address lines are used for addressing any one of the four registers, i.e. three
ports and a control word register as given in table below.
• In case of 8086 systems, if the 8255 is to be interfaced with lower order data bus, the
A0 and A1 pins of 8255 are connected with A1 and A2 respectively.
• D0−D7 : These are the data bus lines those carry data or control word to/from the
microprocessor.
• RESET : A logic high on this line clears the control word register of 8255. All ports are
set as input ports by default after reset.
The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel mic
systems. Its function is that of a general purposes I/O component to Interface peripheral equ
microcomputer system bush. The functional configuration of the 8255A is programmed by th
software so that normally no external logic is necessary to interface peripheral devices or st
This 3-stable bi-directional 8-bit buffer is used to interface the 8255A to the systems data bu
transmitted or received by the buffer upon execution of input or output instructions by the CP
words and status information are also transferred through the data bus buffer.
The function of this block is to manage all of the Internal and External transfers of both Data
Status words. It accepts inputs from the CPU Address and Control business and in turn, issu
to both of the Control Groups.
(CS)
Chip Select. A ¡§low¡¦ on this input pin enables the communication between the 8255A, and
(RD)
Read. A ¡§low¡¨ on this Input pin enables the 8255A to send the data or status information to
the data bus. In essence, it allows the CPU to ¡§read from the 8255A.
(WR)
Write. A. ¡§ low¡¨ on the input pin enables the CPU to write data or control words into the 82
Port Select 0 and Port Select 1. The Input signals, in conjunction with the RD and WR Input
selection of one of the three ports or the control word registers. They are normally connecte
significant bits of the address bus (A0 and A1).
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 2 von 16
Figure 3. 8255 A Block Diagram Showing Data Bus Buffer and Read/Write Control Log
(RESET)
Reset. A ¡§high¡¨ on this Input clears the control register and all ports (A, B, C) are set to th
The functional configuration of each port is programmed by the systems software. In essenc
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 3 von 16
¡§output¡¨ a control word to the 8255A. The control word contains information such as ¡§mo
reset¡¨, etc. that Initializes the functional configuration of the 8255A.
Each of the Control blocks (Group A and Group B) accepts commands from the Read/Write
receives control words from the internal data bus and issues the proper commands to its as
Ports A, B, and C
The 8255A contains three 8-bit ports (A , B, and C). All can be configured in a wide variety o
characteristics by the system software but each has its own special features or personally to
the power and flexibility of the 8255A.
Port A. One 8 bit data output latch/buffer and one 8-bit data input latch.
Port B. One 8-bit data output latch/buffer and one 8-bit data input buffer.
Port C. One 8-bit data output latch/buffer and one 8-bit data input buffer (no latch for input).
divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and
for the controls signal outputs and status signal inputs in conjunction with ports A and B.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 4 von 16
Mode Selection
There are three basic modes of operation that can be selected by the systems software:
When the reset Input goes ¡§high¡¨ all ports will be set to the Input mode (i.e., all 24 lines wi
Impedance state). After the reset is removed the 8255A can remain in the input mode with n
required. During the execution of the systems program any of the other modes may be selec
output Instruction. This allows a single 8255A to service a variety of peripheral devices with
maintenance routine.
The modes for Ports A and Port B can be separately defined, while Port C is divided into two
the Port A and Port B definitions. All of the output registers, including the status flip-flops, wi
mode is changed. Modes may be combined so that their functional definition can be ¡§tailore
stricture. For instance; Group B can be programmed in Mode 0 to monitor simple switch clos
computational results, Group A could be programmed in Mode 1 to monitor a keyboard or ta
interrupt-driven basis.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 5 von 16
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 6 von 16
The Mode definitions and possible mode combinations may seem confusing at first but after
complete device operation a simple , logical I/O approach will surface. The design of the 825
things such as efficient PC board layout, control signal definition vs PC layout and complete
almost any peripheral device with no use of the available pints.
Any of the eight bits of Port C can be Set or Reset using a single OUT put Instruction. This f
requirements in Control-based applications.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 7 von 16
When Port C is being used as status/control for Port A or B these Bits can be set or reset by
just as if they were data output port.
When the 8255A is programmed to operate in mode 1 or mode 2, control signals are provide
request input to the CPU. The interrupt request signal generated from port C, can be inhibite
the associated INTE flip-flop, using the bit set/reset function of port C.
This function allows the Programmer to disallow or allow a specific I/O device to interrupt the
device in the interrupt structure.
Note: All Mask flip-flops are automatically reset during mode selection and device reset.
Operating Modes
Mode 0 (Basic Input/Output). This functional configuration provides simple input operations f
¡§handshaking¡¨ is required data is simply written to or read from a specified port.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 8 von 16
Mode 0 Configuration
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 9 von 16
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 10 von 16
Operating Modes
MODE 1 (Strobed Input/Output). This functional configuration provides a means for transferr
port in conjunction with strobes or ¡§handshaking¡¨ signals. In mode 1, port A and Port B use
or accept these ¡§handshaking¡¨ signals.
STB (Strobe Input). A ¡§ low ¡§ on the input loads data into the input latch.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 11 von 16
A ¡§high¡¨ on this output indicates that the data has been loaded into the input latch. In esse
IBF is set by STB input being low and is reset by the rising edge of the RD input.
A ¡§high¡¨ on this output can be used to interrupt the CPU when an input device is requestin
is a ¡§one¡¨, IBF is a ¡§one ¡§ and INTE is ¡§one ¡§. It is reset by the falling edge of RD. This
device to request service from the CPU by simply strobing its data into port.
INTE A
INTE B
OBF (Output Buffer Full F/F). The OBF output will go ¡§low¡¨ to indicate that the CPU has
The OBF F/F will be set by rising edge of the WR input being low.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 12 von 16
ACK (Acknowledge Input). A ¡§low¡¨ on this input informs the 8255A that the data from po
essence, a response from the peripheral device indicating that it has received the data outpu
INTR (Interrupt Request). A ¡§high¡¨ on the output can be used to interrupt the CPU when
transmitted by the CPU. INTR is set when ACK is a ¡§one¡¨, OBF is a ¡§one¡¨, and INTE is a
edge of WR.
INTE A
INTE B
Controlled by bit s
of
PC2.
Combination of MODE 1
Port A and B can be Individually defined as Input or output in Mode 1 to support a wide varle
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 13 von 16
Mode 2 (Strobed Bidirectional Bus I/O). This functional configuration provides a means fo
device or structure on a single 8-bit bus for both transmitting and receiving data (bi-direction
are provided to maintain proper bus flow discipline in a similar manner to MODE.
INTR (Interrupt Request). A high on this output can be used to interrupt the CPU for both in
Output Operations
OBF (Output Buffer Full). The OBF output will go ¡§low¡¨ to indicate that the CPU has writt
ACK (Acknowledge). A ¡§low¡¨ on this input enables the iri-state output buffer of port A to s
output buffer will be in the high impedance state.
INTE 1 (The INTE Flip-Flop Associated with OBF). Controlled by bit set/reset of PC6
Input Operations
STB (Strobe Interrupt)
STB (Strobed Input). A ¡§low¡¨ on this input loads data into the input latch.
IBF (Input Buffer Full F/F). A ¡§high¡¨ on this output indicates that data has been loaded into
INTE 2 (The INTE Flip-Flop Associated with IBF). Controlled by bit set/reset of PC4.
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 14 von 16
There are several combinations or modes when not all of the bits in Port C are used for cont
can be used as follows:
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 15 von 16
If Programmed as Inputs-
If programmed as Outputs-
Bits in C upper (PC7-PC4) must be individually accessed using the bit set/reset function.
Bits in C lower (PC3_Pco) can be accessed using the bit set/reset function or accessed as a
Any set of eight output buffers, selected randomly from Ports B and Ports C can source 1mA
the 8255A to directly drive Darlington type drivers and high-voltage displays that require suc
In Mode O, Port C transfers data to or from the peripheral device. When the 8255 is program
Port C generates or accepts ¡§hand shaking¡¨ signals with the peripheral device. Reading th
programmer to test or verify the ¡§status¡¨ of each peripheral device and change the program
There is co special instruction to read the status information from Port C. A normal read ope
perform this function.
OUTPUT CONFIGURATION
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
8253/8254 Data Sheet for Decision Computer 8255/8254 Timer and Counter Card Seite 16 von 16
http://www.pci8255.net/8255%20data%20sheet.htm 07.03.2004
PIO 8255 (cont..)
• The parallel input-output port chip 8255 is also called as
programmable peripheral input-output port. The Intel’s
8255 is designed for use with Intel’s 8-bit, 16-bit and
higher capability microprocessors. It has 24 input/output
lines which may be individually programmed in two
groups of twelve lines each, or three groups of eight lines.
The two groups of I/O pins are named as Group A and
Group B. Each of these two groups contains a subgroup of
eight I/O lines called as 8-bit port and another subgroup of
four lines or a 4-bit port. Thus Group A contains an 8-bit
port A along with a 4-bit port. C upper.
RD WR CS A1 A0 Function
X X 1 X X Data bus tristated
1 1 0 X X Data bus tristated
• D0-D7 : These are the data bus lines those carry data or
control word to/from the microprocessor.
• RESET : A logic high on this line clears the control word
register of 8255. All ports are set as input ports by default
after reset.
Mode 0
• The control word register has two formats. The first format
is valid for I/O modes of operation, i.e. modes 0, mode 1
and mode 2 while the second format is valid for bit
set/reset (BSR) mode of operation. These formats are
shown in following fig.
D7 D6 D5 D4 D3 D2 D1 D0
1 X X X
0- Reset
0-for BSR mode Bit select flags 1- Set
D3, D2, D1 are from 000 to 111 for bits PC0 TO PC7
CS PC4-PC7
RESET
8255A
PC0-PC3
A0
A1 PB0-PB7
RD
Vcc
WR
GND
Signals of 8255
1
D0-D7 Data bus Group A PC7-PC4
Buffer Port C
8 bit int data bus upper(4)
Group B PC0-PC3
2 Port C
RD Lower(4)
WR READ/
WRITE PB7-PB0
A0 Group B
Control Group B
A1 Logic control Port B(8)
RESET
CS
Block Diagram of 8255
M Krishna kumar MAM/M3/LU9e/V1/2004 22
D7 D6 D5 D4 D3 D2 D1 D0
Mode for PA PC U Mode PB PC L
Port A for PB
Mode Set flag
1- active
0- BSR mode
Group - A Group - B
1 Input
PC u PCL 1 Input
0 Output
0 Output
1 Input
PA PB 1 Input
0 Output
00 – mode 0 0 Output
Mode
01 – mode 1 Mode 0 mode- 0
Select
10 – mode 2 Select
of PA 1 mode- 1
• The control signals for both the groups in input and output
modes are explained as follows:
Input control signal definitions (mode 1 ):
• STB( Strobe input ) – If this lines falls to logic low level,
the data available at 8-bit input port is loaded into input
latches.
• IBF ( Input buffer full ) – If this signal rises to logic 1, it
indicates that data has been loaded into latches, i.e. it
works as an acknowledgement. IBF is set by a low on STB
and is reset by the rising edge of RD input.
PC0 INTR
PC3 INTRA A
RD PC6 – PC7 I/O
RD
Mode 1 Control Word Group A Mode 1 Control Word Group B
I/P I/P
M Krishna kumar MAM/M3/LU9e/V1/2004 30
STB
IBF
INTR
RD
DATA from
Peripheral
OBF
INTR
ACK
Data OP to
Port
Mode 1 Strobed Data Output
1 0 1 0 1/0 X X X 1 X X X X 1 0 X
D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0
1 - Input
0 - Output
For PC4 – PC5
PC0 INTRB
PC3 INTRA
WR PC4 – PC5 I/O
• IBF ( Input buffer full ) When the data is loaded into input
buffer, this signal rises to logic ‘1’. This can be used as an
acknowledge that the data has been received by the
receiver.
• The waveforms in fig show the operation in Mode 2 for
output as well as input port.
• Note: WR must occur before ACK and STB must be
activated before RD.
OBF
INTR
ACK
STB
IBF
PA0-PA7
PC7 OBF
INTE 1 PC6
ACK
Mode 2 pins
• Priority Resolver : This unit determines the priorities of the interrupt requests
appearing simultaneously. The highest priority is selected and stored into the
corresponding bit of ISR during INTA pulse. The IR0 has the highest priority while the
IR7 has the lowest one, normally in fixed priority mode. The priorities however may
be altered by programming the 8259A in rotating priority mode.
• Interrupt Mask Register (IMR) : This register stores the bits required to mask the
interrupt inputs. IMR operates on IRR at the direction of the Priority Resolver.
• Interrupt Control Logic: This block manages the interrupt and interrupt acknowledge
signals to be sent to the CPU for serving one of the eight interrupt requests. This also
accepts the interrupt acknowledge (INTA) signal from CPU that causes the 8259A to
release vector address on to the data bus.
• Data Bus Buffer : This tristate bidirectional buffer interfaces internal 8259A bus to
the microprocessor system data bus. Control words, status and vector information
pass through data buffer during read or write operations.
• Read/Write Control Logic: This circuit accepts and decodes commands from the
CPU. This block also allows the status of the 8259A to be transferred on to the data
bus.
• Cascade Buffer/Comparator: This block stores and compares the ID’s all the 8259A
used in system. The three I/O pins CASO-2 are outputs when the 8259A is used as a
master. The same pins act as inputs when the 8259A is in slave mode.
The 8259A in master mode sends the ID of the interrupting slave device on these
lines. The slave thus selected, will send its preprogrammed vector address on the data
bus during the next INTA pulse.
• CS: This is an active-low chip select signal for enabling RD and WR operations of
8259A. INTA function is independent of CS.
• WR : This pin is an active-low write enable input to 8259A. This enables it to accept
command words from CPU.
• RD : This is an active-low read enable input to 8259A. A low on this line enables
8259A to release status onto the data bus of CPU.
• D0-D7 : These pins from a bidirectional data bus that carries 8-bit data either to
control word or from status word registers. This also carries interrupt vector information.
• CAS0 – CAS2 Cascade Lines : A signal 8259A provides eight vectored interrupts.
If more interrupts are required, the 8259A is used in cascade mode. In cascade mode,
a master 8259A along with eight slaves 8259A can provide upto 64 vectored interrupt
lines. These three lines act as select lines for addressing the slave 8259A.
• PS/EN : This pin is a dual purpose pin. When the chip is used in buffered mode, it can
be used as buffered enable to control buffer transreceivers. If this is not used in
buffered mode then the pin is used as input to designate whether the chip is used as a
master (SP =1) or slave (EN = 0).
• INT : This pin goes high whenever a valid interrupt request is asserted. This is used to
interrupt the CPU and is connected to the interrupt input of CPU.
• IR0 – IR7 (Interrupt requests) :These pins act as inputs to accept interrupt request
to the CPU. In edge triggered mode, an interrupt service is requested by raising an IR
pin from a low to a high state and holding it high until it is acknowledged, and just by
latching it to high level, if used in level triggered mode.
• INTA ( Interrupt acknowledge ): This pin is an input used to strobe-in 8259A interrupt
vector data on to the data bus. In conjunction with CS, WR and RD pins, this selects
the different operations like, writing command words, reading status word, etc.
• The device 8259A can be interfaced with any CPU using either polling or interrupt. In
polling, the CPU keeps on checking each peripheral device in sequence to ascertain if
it requires any service from the CPU. If any such service request is noticed, the CPU
serves the request and then goes on to the next device in sequence.
• After all the peripheral device are scanned as above the CPU again starts from first
device.
• This type of system operation results in the reduction of processing speed because
most of the CPU time is consumed in polling the peripheral devices.
• In the interrupt driven method, the CPU performs the main processing task till it is
interrupted by a service requesting peripheral device.
• The net processing speed of these type of systems is high because the CPU serves the
peripheral only if it receives the interrupt request.
• If more than one interrupt requests are received at a time, all the requesting peripherals
are served one by one on priority basis.
• This method of interfacing may require additional hardware if number of peripherals to
be interfaced is more than the interrupt pins available with the CPU.
Interrupt Sequence in an 8086 System
• The Interrupt sequence in an 8086-8259A system is described as follows:
1. One or more IR lines are raised high that set corresponding IRR bits.
2. 8259A resolves priority and sends an INT signal to CPU.
3. The CPU acknowledge with INTA pulse.
4. Upon receiving an INTA signal from the CPU, the highest priority ISR bit is set
and the corresponding IRR bit is reset. The 8259A does not drive data during this
period.
5. The 8086 will initiate a second INTA pulse. During this period 8259A releases an
8-bit pointer on to a data bus from where it is read by the CPU.
6. This completes the interrupt cycle. The ISR bit is reset at the end of the second
INTA pulse if automatic end of interrupt (AEOI) mode is programmed. Otherwise
ISR bit remains set until an appropriate EOI command is issued at the end of
interrupt subroutine.
Command Words of 8259A
• The command words of 8259A are classified in two groups
1. Initialization command words (ICW) and
2. Operation command words (OCW).
• Initialization Command Words (ICW): Before it starts functioning, the 8259A must be
initialized by writing two to four command words into the respective command word
registers. These are called as initialized command words.
• If A0 = 0 and D4 = 1, the control word is recognized as ICW1. It contains the control
bits for edge/level triggered mode, single/cascade mode, call address interval and whether
ICW4 is required or not.
• If A0=1, the control word is recognized as ICW2. The ICW2 stores details regarding
interrupt vector addresses. The initialisation sequence of 8259A is described in form
of a flow chart in fig 3 below.
• The bit functions of the ICW1 and ICW2 are self explanatory as shown in figure
below.
• Once ICW1 is loaded, the following initialization procedure is carried out
internally.
a. The edge sense circuit is reset, i.e. by default 8259A interrupts are edge
sensitive.
b. IMR is cleared.
c. IR7 input is assigned the lowest priority.
d. Slave mode address is set to 7.
e. Special mask mode is cleared and status read is set to IRR.
f. If IC4 = 0, all the functions of ICW4 are set to zero. Master/Slave bit in ICW4
is
used in the buffered mode only.
g. In an 8085 based system A15-A8 of the interrupt vector address are the
respective
bits of ICW2.
h. In 8086 based system A15-A11 of the interrupt vector address are inserted in
place of T7 – T3 respectively and the remaining three bits A8, A9, A10 are
selected depending upon the interrupt level, i.e. from 000 to 111 for IR0 to IR7.
i. ICW1 and ICW2 are compulsory command words in initialization sequence of
8259A as is evident from fig, while ICW3 and ICW4 are optional. The ICW3 is
read only when there are more than one 8259A in the system, cascading is used
(SNGL=0 ).
j. The SNGL bit in ICW1 indicates whether the 8259A in the cascade mode or
not.
The ICW3 loads an 8-bit slave register. It detailed functions are as follows.
k. In master mode [ SP = 1 or in buffer mode M/S = 1 in ICW4], the 8-bit slave
register will be set bit-wise to 1 for each slave in the system as in fig 5.
l. The requesting slave will then release the second byte of a CALL sequence. In
slave mode [ SP=0 or if BUF =1 and M/S = 0 in ICW4] bits D2 to D0 identify the
slave, i.e. 000 to 111 for slave 1 to slave 8. The slave compares the cascade
inputs with these bits and if they are equal, the second byte of the CALL sequence
is released by it on the data bus.
• Operation Command Words: Once 8259A is initialized using the previously discussed
command words for initialisation, it is ready for its normal function, i.e. for accepting
the interrupts but 8259A has its own way of handling the received interrupts called as
modes of operation. These modes of operations can be selected by programming, i.e.
writing three internal registers called as operation command words.
• In the three operation command words OCW1, OCW2 and OCW3 every bit
corresponds to some operational feature of the mode selected, except for a few bits
those are either 1 or 0. The three operation command words are shown in Fig. with
the bit selection details.
• OCW1 is used to mask the masked and if it is 0 the request is enabled. In OCW2 the
three bits, R, SL and EOI control the end of interrupt, the rotate mode and their
combinations as shown in fig below.
• The three bits L2, L1 and L0 in OCW2 determine the interrupt level to be selected for
operation, if SL bit is active i.e. 1.
• The details of OCW2 are shown in fig.
• In operation command word 3 (OCW3), if the ESMM bit, i.e. enable special mask
mode bit is set to 1, the SMM bit is neglected. If the SMM bit, i.e. special mask mode.
When ESMM bit is 0 the SMM bit is neglected. If the SMM bit. i.e. special mask mode
bit is 1, the 8259A will enter special mask mode provided ESMM=1.
• If ESMM=1 and SMM=0, the 8259A will return to the normal mask mode. The details
of bits of OCW3 are given in fig along with their bit definitions.
8259A
Bus
RD Read/
WR Write IR0
Interrupt
A0 Logic IN Service Priority Request IR1
Register Resolver Register
CS ISR IRR
CAS0 IR7
Cascade
CAS1 Buffer/
CAS2 Comparator
Interrupt Mask Register
SP / EN IMR
Internal Bus
Fig:1 8259A Block Diagram
ICW2
NO (IC4 =0)
B B : IS ICW4 NEEDED ?
YES (IC4 = 1)
ICW4
Ready to Accept
Interrupt Request
Fig 3: Initialisation Sequence of 8259A
1 T7 T6 T5 T4 T3 A10 A9 A8
1 S7 S6 S5 S4 S3 S2 S1 S0
1 M7 M6 M5 M4 M3 M2 M1 M0
1 – Mask Set
0 – Mask Reset
Fig (a) : OCW1
A0 D7 D6 D5 D4 D3 D2 D1 D0
0 0 1 – Poll 0 0 No Action
No Action
0 1 Command 0 1
Reset Special 1 0 Read IRR on
1 0 0 – No Poll
Mask next RD pulse
Set Special 1 1 Command 1 1
Read IRR on
Mask
next RD pulse
Fig : Operation Command Words
1 R SL EOI 0 0 L2 L1 L0
0 1 2 3 4 5 6 7
0 1 0 0 0 1 0 1
0 0 1 1 0 0 1 1
0 0 0 0 1 1 1 1
END OF
0 0 1 NON-SPECIFIC EOI COMMAND
INTERRUPT 1
0 1 SPECIFIC EOI COMMAND
1 0 1 ROTATE ON NON-SPECIFIC EOI MODE (SET)
AUTOMATIC 1 0
0 ROTATE IN AUTOMATIC EOI MODE (SET)
ROTATION 0 0 0 ROTATE IN AUTOMATIC EOI (CLEAR)
SPECIFIC 1 1 1 ROTATE ON SPECIFIC EOI COMMAND
ROTATION 1 1 0 SET PRIORITY COMMAND*
0 1 0 NO OPERATION
* - In this Mode L0 – L2 are used
1 x x x x w2 w1 w0
Binary code of
If = 1, there is an interrupt highest priority
level
Fig : Data Word of 8259
A1 A1
A1
CONTROL BUS
DATA BUS
INT
CAS0-CAS2
INTA
A0
• Intel’s 8279 is a general purpose keyboard display controller that simultaneously drives
the display of a system and interfaces a keyboard with the CPU, leaving it free for its
routine task.
Architecture and Signal Descriptions of 8279
• The keyboard display controller chip 8279 provides:
a) a set of four scan lines and eight return lines for interfacing keyboards
b) A set of eight output lines for interfacing display.
• Fig shows the functional block diagram of 8279 followed by its brief description.
• I/O Control and Data Buffers : The I/O control section controls the flow of data to/
from the 8279. The data buffers interface the external bus of the system with internal
bus of 8279.
• The I/O section is enabled only if CS is low. The pins A0, RD and WR select the
command, status or data read/write operations carried out by the CPU with 8279.
• Control and Timing Register and Timing Control : These registers store the
keyboard and display modes and other operating conditions programmed by CPU.
The registers are written with A0=1 and WR=0. The Timing and control unit controls
the basic timings for the operation of the circuit. Scan counter divide down the operating
frequency of 8279 to derive scan keyboard and scan display frequencies.
• Scan Counter : The scan counter has two modes to scan the key matrix and refresh
the display. In the encoded mode, the counter provides binary count that is to be
externally decoded to provide the scan lines for keyboard and display (Four externally
decoded scan lines may drive upto 16 displays). In the decode scan mode, the counter
internally decodes the least significant 2 bits and provides a decoded 1 out of 4 scan on
SL0-SL3( Four internally decoded scan lines may drive upto 4 displays). The keyboard
and display both are in the same mode at a time.
• Return Buffers and Keyboard Debounce and Control: This section for a key
closure row wise. If a key closer is detected, the keyboard debounce unit debounces
the key entry (i.e. wait for 10 ms). After the debounce period, if thekey continues to
be detected. The code of key is directly transferred to the sensor RAM along with
SHIFT and CONTROL key status.
• FIFO/Sensor RAM and Status Logic: In keyboard or strobed input mode, this block
acts as 8-byte first-in-first-out (FIFO) RAM. Each key code of the pressed key is
entered in the order of the entry and in the mean time read by the CPU, till the RAM
become empty.
• The status logic generates an interrupt after each FIFO read operation till the FIFO is
empty. In scanned sensor matrix mode, this unit acts as sensor RAM. Each row of the
sensor RAM is loaded with the status of the corresponding row of sensors in the
matrix. If a sensor changes its state, the IRQ line goes high to interrupt the CPU.
• Display Address Registers and Display RAM : The display address register holds
the address of the word currently being written or read by the CPU to or from the
display RAM. The contents of the registers are automatically updated by 8279 to
accept the next data entry by CPU.
• The signal discription of each of the pins of 8279 as follows :
• DB0-DB7 : These are bidirectional data bus lines. The data and command words
to and from the CPU are transferred on these lines.
• CLK : This is a clock input used to generate internal timing required by 8279.
• RESET : This pin is used to reset 8279. A high on this line reset 8279. After
resetting 8279, its in sixteen 8-bit display, left entry encoded scan, 2-key lock out
mode. The clock prescaler is set to 31.
• CS : Chip Select – A low on this line enables 8279 for normal read or write
operations. Other wise, this pin should remain high.
• A0 : A high on this line indicates the transfer of a command or status
information .A low on this line indicates the transfer of data. This is used to select
one of the internal registers of 8279.
• RD, WR ( Input/Output ) READ/WRITE – These input pins enable the data
buffers to receive or send data over the data bus.
• IRQ : This interrupt output lines goes high when there is a data in the FIFO
sensor RAM. The interrupt lines goes low with each FIFO RAM read operation
but if the FIFO RAM further contains any key-code entry to be read by the CPU,
this pin again
goes high to generate an interrupt to the CPU.
• Vss, Vcc : These are the ground and power supply lines for the circuit.
• SL0-SL3-Scan Lines : These lines are used to scan the key board matrix and
display digits. These lines can be programmed as encoded or decoded, using the
mode control register.
• RL0 - RL7 - Return Lines : These are the input lines which are connected to one
terminal of keys, while the other terminal of the keys are connected to the
decoded scan lines. These are normally high, but pulled low when a key is
pressed.
• SHIFT : The status of the shift input lines is stored along with each key code in
FIFO, in scanned keyboard mode. It is pulled up internally to keep it high, till it is
pulled low with a key closure.
• BD – Blank Display : This output pin is used to blank the display during digit
switching or by a blanking closure.
• OUT A0 – OUT A3 and OUT B0 – OUT B3 – These are the output ports for
two 16*4 or 16*8 internal display refresh registers. The data from these lines is
synchronized with the scan lines to scan the display and keyboard. The two 4-bit
ports may also as one 8-bit port.
• CNTL/STB- CONTROL/STROBED I/P Mode : In keyboard mode, this lines is
used as a control input and stored in FIFO on a key closure. The line is a strobed lines
that enters the data into FIFO RAM, in strobed input mode. It has an interrupt pull up.
Modes of Operation of 8279
• The modes of operation of 8279 are as follows :
1. Input (Keyboard) modes.
2. Output (Display) modes.
• Input ( Keyboard ) Modes : 8279 provides three input modes. These modes are as
follows:
1. Scanned Keyboard Mode : This mode allows a key matrix to be interfaced
using either encoded or decoded scans. In encoded scan, an 8*8 keyboard or in
decoded scan, a 4*8 keyboard can be interfaced. The code of key pressed with
SHIFT and CONTROL status is stored into the FIFO RAM.
2. Scanned Sensor Matrix : In this mode, a sensor array can be interfaced with
8279 using either encoded or decoded scans. With encoded scan 8*8 sensor
matrix or with decoded scan 4*8 sensor matrix can be interfaced. The sensor
codes are stored in the CPU addressable sensor RAM.
3. Strobed input: In this mode, if the control lines goes low, the data on return lines,
is stored in the FIFO byte by byte.
• Output (Display) Modes : 8279 provides two output modes for selecting the display
options. These are discussed briefly.
1. Display Scan : In this mode 8279 provides 8 or 16 character multiplexed displays
those can be organized as dual 4- bit or single 8-bit display units.
2. Display Entry : ( right entry or left entry mode ) 8279 allows options for data
entry on the displays. The display data is entered for display either from the right
side or from the left side.
Keyboard Modes
i. Scanned Keyboard mode with 2 Key Lockout : In this mode of operation, when a
key is pressed, a debounce logic comes into operation. During the next two scans,
other keys are checked for closure and if no other key is pressed the first pressed key
is identified.
• The key code of the identified key is entered into the FIFO with SHIFT and
CNTL status, provided the FIFO is not full, i.e. it has at least one byte free. If the
FIFO does not have any free byte, naturally the key data will not be entered and
the error flag is set.The lines is pulled down with a key closer.
• If FIFO has at least one byte free, the above code is entered into it and the 8279
generates an interrupt on IRQ line to the CPU to inform about the previous key
closures. If another key is found closed during the first key, the keycode is entered
in FIFO.
• If the first pressed key is released before the others, the first will be ignored. A
key code is entered to FIFO only once for each valid depression, independent of
other keys pressed along with it, or released before it.
• If two keys are pressed within a debounce cycle (simultaneously ), no key is
recognized till one of them remains closed and the other is released. The last key,
that remains depressed is considered as single valid key depression.
ii. Scanned Keyboard with N-Key Rollover : In this mode, each key depression is
treated independently. When a key is pressed, the debounce circuit waits for 2 keyboards
scans and then checks whether the key is still depressed. If it is still depressed, the
code is entered in FIFO RAM.
Any number of keys can be pressed simultaneously and recognized in the order, the
keyboard scan recorded them. All the codes of such keys are entered into FIFO.
In this mode, the first pressed key need not be released before the second is pressed.
All the keys are sensed in the order of their depression, rather in the order the keyboard
scan senses them, and independent of the order of their release.
iii. Scanned Keyboard Special Error Mode : This mode is valid only under the NKey
rollover mode. This mode is programmed using end interrupt / error mode set command.
If during a single debounce period ( two keyboard scans ) two keys are found pressed,
this is considered a simultaneous depression and an error flag is set.
• This flag, if set, prevents further writing in FIFO but allows the generation of
further interrupts to the CPU for FIFO read. The error flag can be read by
reading the FIFO status word. The error Flag is set by sending normal clear
command with CF = 1.
iv. Sensor Matrix Mode : In the sensor matrix mode, the debounce logic is inhibited.
The 8-byte FIFO RAM now acts as 8 * 8 bit memory matrix. The status of the sensor
switch matrix is fed directly to sensor RAM matrix. Thus the sensor RAM bits contains
the row-wise and column wise status of the sensors in the sensor matrix.
• The IRQ line goes high, if any change in sensor value is detected at the end of a
sensor matrix scan or the sensor RAM has a previous entry to be read by the
CPU.
The IRQ line is reset by the first data read operation, if AI = 0, otherwise, by
issuing the end interrupt command. AI is a bit in read sensor RAM word.
Display Modes
• There are various options of data display. For example, the command number of
characters can be 8 or 16, with each character organised as single 8-bit or dual 4-bit
codes. Similarly there are two display formats.
• The first one is known as left entry mode or type writer mode, since in a type writer
the first character typed appears at the left-most position, while the subsequent
characters appear successively to the right of the first one. The other display format
is known as right entry mode, or calculator mode, since in a calculator the first character
entered appears at the rightmost position and this character is shifted one position left
when the next characters is entered.
• Thus all the previously entered characters are shifted left by one position when a new
characters is entered.
i. Left Entry Mode : In the left entry mode, the data is entered from left side of
the display unit. Address 0 of the display RAM contains the leftmost display
characters and address 15 of the RAM contains the right most display characters.
It is just like writing in our address is automatically updated with successive
reads or writes. The first entry is displayed on the leftmost display and the sixteenth
entry on the rightmost display. The seventeenth entry is again displayed at the
leftmost display position.
ii. Right Entry Mode : In this right entry mode, the first entry to be displayed is
entered on the rightmost display. The next entry is also placed in the right most
display but after the previous display is shifted left by one display position. The
leftmost characters is shifted out of that display at the seventeenth entry and is
lost, i.e. it is pushed out of the display RAM.
8279
• While studying 8255, we have explained the use of 8255 in
interfacing keyboards and displays with 8086. The
disadvantages of this method of interfacing keyboard and
display with 8086 is that the processor has to refresh the
display and check the status of the keyboard periodically
using polling technique. Thus a considerable amount of
CPU time is wasted, reducing the system operating speed.
• Intel’s 8279 is a general purpose keyboard display
controller that simultaneously drives the display of a
system and interfaces a keyboard with the CPU, leaving it
free for its routine task.
RESET
CLK KEYBOARD
DISPLAY 16*8 CONTROL 8*8 FIFO/ DEBOUNCE
ADDRESS DISPLAY AND SENSOR AND
REGISTERS RAM TIMING RAM CONTROL
REGISTERS
TIMING
AND
DISPLAY CONTROL SCAN Return
REGISTERS UNIT COUNTER
SHIFT
OUT A0-A3 BD SL0 – SL3 RL0 – RL7 CNTL/
OUT B0-B3 STB
8279 Internal Architecture
M. Krishna Kumar MM/M3/LU9c/V1/2004 7
RL2 1 40 Vcc
RL3 2 39 RL1
CLK 3 38 RL0
IRQ 4 37 CNTL/STB
RL4 5 36 SHIFT
RL5 6 35 SL3
RL6 7 34 SL2
RL7 8 33 SL1
RESET 9 32 SL0
8279
RD 10 31 OUT B0
WR 11 30 OUT B1
DB0 12 29 OUT B2
DB1 13 28 OUT B3
DB2 14 27 OUT A0
DB3 15 26 OUT A1
DB4 16 25 OUT A2
DB5 17 24 OUT A3
DB6 18 23 BD
DB7 19 22 CS
Vss 20 21 A0
IRQ RL0-7 8
CNTL/
STB
RD
CPU WR 8279 SL0-3 4
INTERFACE SCAN
CS
OUT A0-A3 4
A0
DISPLAY
RESET OUT B0 – B3 4 DATA
CLK BD
Vss
M. Krishna Kumar MM/M3/LU9c/V1/2004 9
Architecture and Signal Descriptions of
8279 (cont..)
• The signal discription of each of the pins of 8279 as
follows :
• DB0-DB7 : These are bidirectional data bus lines. The data
and command words to and from the CPU are transferred
on these lines.
• CLK : This is a clock input used to generate internal
timing required by 8279.
• RESET : This pin is used to reset 8279. A high on this line
reset 8279. After resetting 8279, its in sixteen 8-bit display,
left entry encoded scan, 2-key lock out mode. The clock
prescaler is set to 31.
ii. Right Entry Mode : In this right entry mode, the first
entry to be displayed is entered on the rightmost display.
The next entry is also placed in the right most display
but after the previous display is shifted left by one
display position. The leftmost characters is shifted out of
that display at the seventeenth entry and is lost, i.e. it is
pushed out of the display RAM.
K K K Keyboard modes
Fig:
M. Krishna Kumar MM/M3/LU9c/V1/2004 28
Command Words of 8279 (cont..)
D7 D6 D5 D4 D3 D2 D1 D0 A0
0 0 1 P P P P P 1
X – don’t care
AI – Auto Increment Flag
AAA – Address pointer to 8 bit FIFO RAM
Fig
D7 D6 D5 D4 D3 D2 D1 D0 A0
1 0 0 AI A A A A 1
D7 D6 D5 D4 D3 D2 D1 D0 A0
1 0 1 X IW IW BL BL 1
Fig
M. Krishna Kumar MM/M3/LU9c/V1/2004 39