You are on page 1of 2

ASIA PACIFIC INSTITUTE OF INNOVATION AND TECHNOLOGY

TECHNOLOGY PARK MALAYSIA

TUTORIAL SHEET 2

MODULE CODE/NAME: EE008-3.5-3 / MICROPROCESSOR SYSTEMS AND EMBEDDED SOFTWARE

MODULE LECTURER: SATHISH KUMAR SELVAPERUMAL

1. Figure 1 shows the timing diagram for the following data transfer instruction of the 8085
microprocessor.
Address Mnemonics Opcode

4105 INR M 34H

Assume the data 12H is stored in the memory address 4250H, which is stored in the HL register pair,
before the execution of the above instruction. Determine the values of A, B, C, D, E, F, G, H, and I of the
timing diagram.

Figure 1

2. Draw the timing diagram for following the immediate addressing mode instruction.
3. Draw the Opcode fetch cycle for the following data transfer instruction of the 8085 microprocessor.

Address Mnemonics Opcode

8255 IN COH DBH

4. Figure 4 shows the timing diagram for the following data transfer instruction of the 8085 microprocessor.

Address Mnemonics Opcode

8516 LXI A,452A 21H

Determine the values of A, B, C, D, E, F, G, H, and I of the timing diagram.

Figure 4

You might also like