Registration Form Course Coordinators fromAcademy

Name of the Applicant (first, last):  Prof. Ratnajit Bhattacharjee

………………………………………………………. Affix passport Principal Investigator,
………………………………………………………. size E&ICT Academy, IIT Guwahati.
Father’s Name:………………………………………. photograph  Dr. Gaurav Trivedi An Initiative of
Mother’s Name:…………………………................... Co-Principal Investigator, Ministry of Electronics & Information Technology
Gender:……...………………………………..………………………………. E&ICT Academy, IIT Guwahati. (MeitY),
Date of Birth:…………...………………………………….............................. Government of India
Experts from VSD
Designation: Electronics & ICT Academy
……………………………………....................................................................  Mr. Kunal Ghosh IIT Guwahati, Assam
Highest Qualification: ………………………………………………………. Director and Co-founder
Name and Address of the Organization/Institute:…………………………… VLSI System Design (VSD) Corp. Pvt.
Online Training Programme on
……………………………………………………………………………….. Course Contents VLSI System Design using open source EDA
Postal Address:……………………………………………………………….
( 23 – 27 September, 2019)
……………………………………………………………………………….  Day 1: To study the importance of standard cell library
Category : (GEN/OBC/SC/ST/Others)………………………………………. and design & characterize one cell using MAGIC
City/town:………………………………………………...………………….. Layout tool and ngSPICE for SPICE simulations.
Email:…………………………………………………………….................... (Theory – 3 hours, Lab – 3 hours)
 Day 2: To study various components of RISC-V
Phone Number:……………………………………………………………….. microprocessor based SoC and review all components
Mobile Number:………………………………………………….................... using MAGIC Layout tool.
Transaction ID:………………………………………………………………. (Theory – 2 hours, Lab – 4 hours)
Signature of the  Day 3: To do pre-layout timing analysis of SoC using
Applicant:………………………………………………….............................
OpenSTA, chip planning using MAGIC and block-level
placement/routing using qflow RTL2GDS opensource
..........................................................................................................................
EDA toolchain.
Organized in association with
Designation....................................................................................................... (Theory – 2 hours, Lab – 4 hours)
 Day 4: To do hierarchical placement/routing using pads in association with
Course Outcome and blocks, and perform sign-off checks viz.
LVS/DRC using Magic.
(Theory – 1 hour, Lab – 5 hours)
 Build, Verify and PNR any design, for which you have
 Day 5: To perform post-layout timing analysis using
an RTL
OpenSTA and engineering change order (ECO) using
 Do entire floor planning of chip using open-source EDA
Tritonsizer.
tools
(Theory - 3 hours, Lab – 3 hours) VLSI System Design (VSD) Corp. Pvt.
 Characterize any post-layout design in terms of Ltd.
frequency, net count, instance count, runtime and many
more Registration Fee
 Run a full physical design flow from RTL design to Course Date: 23 – 27 September, 2019
GDSII, making it ready for tape-out.  Rs. 2,500/- (@ Rs. 500/- per module) for Faculties, Last Date of Registration: 16/09/2019
 Students will be able to do a real full chip static timing Industry Personnel, Student & Research scholars. (Online Registration Link will be open from 20.08.2019)
analysis with $0 spent, as designs and tools used in this
workshop are open-source.
 Objective of the Course
Building a chip is like building a city...
We will review major components of chip designing and
move from "chip designing" to "chip planning"
Chip Planning involves lot of decision making like, analog
peripheral (ADC, DAC, POR, etc.), digital peripheral
(UART, flash controller), memory mapping, top level
connections like pad-frame, level-shifters, GPIO and many
more.
Do you want to know what it is like to build a city? Did you
know there is no standard definition for GPIOs? That’s the
whole point of designing an SOC. Figuring out what things
you are going to control outside of the CPU and memory
mapping them.
If you look at any microcontroller e.g. PIC microcontroller,
the only way to know how you access their ADC or their
UART is to go look at their documentation and find out
where’s the memory map address for this
Finally, we take the chip forward and implement using end-
to-end open-source EDA tools. It means, you can start
innovating on a design, build RTL and do
synth/PD/LVS/DRC all using open source EDA framework.
Contact Details
For more details or any queries please contact
Project Manager,
E&ICT Academy, IIT Guwahati
Email: eictacad@iitg.ac.in, eictacad@gmail.com
Phone No: +91-3612583182
Mobile No: +91 7086502139
(Working Hours 9:30 am to 5:30 pm)
https:/ www.facebook.com/eictacadguwahati
Mode of Payment: Online Only
(RTGS/NEFT)
For Online Transfer
Bank Name : State Bank of India
Account Name: IIT Guwahati R and D E and ICT
Academy
Account No. : 36071160089
IFSC Code : SBIN0014262
Bank Name : State Bank of India
Bank Address: IIT Guwahati, GHY- 39.
About E&ICT Academy
Electronics and ICT Academy is an initiative of Ministry
of Electronics & Information Technology (MeitY), Govt.
of India for Faculty/ Research Scholar Development
Programme.
Academy has planned short term training programmes on
fundamental and advanced topics in IT, Electronics &
Communication, Product Design, Manufacturing with
hands on training and project work.
Indian Institute of Technology Guwahati, the sixth
member of the IIT fraternity, was established in 1994. The
academic programme of IIT Guwahati commenced in
1995.
How to Apply
Online – The participants may log on to the E&ICT
Academy, IIT Guwahati website:
http://eictacad@iitg.ac.in and fill up the google doc
application form.
Contact Hours for the Course
30 Hrs (Theory & Hands-on)
About VLSI System Design Corporation Pvt.
.
Ltd.
VSD is supporting a community where more than millions of
people learn, share, and work together to build a chip. At VSD,
where we always promote “open source,” we’re promoting about
a proven method of collaborating to create technology. The
freedom to see the design, to learn from it, to ask questions and
offer improvements: This is the open source way.
Our Initiatives - “Design at $0” is an initiative driven by our team
at VSD. Working in open environment is much easier process as
all the resources are openly available, but here arises the loophole.
When ample resources are available, its highly confusing where to
begin and how to use them in correct sense?
Our team has been working towards this niche field, to organize all
the open source in a systematic way so any person interested to
design chip just has to land on our page and begin the journey
towards developing a chip at ZERO cost.
Also, we are working towards "how he can earn through that
design?"
Current Reach – As of 2019, VSD and its partners have released
28 online VLSI courses and was successfully able to teach ~18000
to ~20000 students around 135 countries in 42 different languages,
through its unique info-graphical and technology mediated
learning techniques. Below image shows the geographical spread
of VSD online courses
Who Can Attend
Programme is open to Faculties, Research Scholars, PG &
UG Students from Universities, Colleges & Schools. Industry
Personnel working in the concerned/allied discipline may also
apply.
Contact Details from VSD
Mr. Kunal Ghosh
Director and Co-founder
VLSI System Design (VSD) Corp. Pvt.
Email: vsd@vlsisystemdesign.com
For details of the programme and course
contents etc., please log on to Electronics and
ICT Academy website:
http://eict.iitg.ac.in/index.html