You are on page 1of 9
tals National Semiconductor DM54S181/DM74S181 Arithmetic Logic Unit/Function Generators General Description Features ‘These arthmotc logic urits(ALU)/function ganerators per. m Arthmatic operating modes: form 16 binary athmetic operations on two 4-bt words, as Adin shown in Tables 1 and 2. Those operations are selected by ‘Subtraction the four functon-select ines (80, St, $2, $3) and include Shift operand A one postion dalton, subtraction, decrement. and straight transfor. Magnitude comparison ‘When periorming arthmetic manipulatons the intemal car. Plus twoive other aritimetc operations F8 must be enabled by applying a low-ovel voltage to them Logie function modes: mode control input (M). A full carry look-ahead scheme is EXCLUSIVE-OR avaiable in these devices for fast, simutangous cary gan Comparator eration by means ol two cascade-outputs (P and G) forthe AND, NAND, OR, NOR, {ou bits in the package. When used in conjunction with the Pus ten other logic operations 1DM548182/0M74S182 full carry look-ahead circuits, high- w Full look-ahead for high-speed operations on long spoed arithmetic operations can be performed. The fypical words, dation times shown below Hlustrate how litle time i re quired for addition of longer words, whan full carry 1ook- ahead Is employed. The method of cascading 182 drouts with these ALU's to provide muft-evel fll carry look-ahead is ilustated under typical applications data for the DM545162/0M745182. (Continued) Connection Diagram Pin Designations Duabin-Line Pack Designation | Pin Nos. Funetion ee A3,A2,A1,A0 | 19,21,23,2 | Word Ainputs Voc 1 a1 A? Bf AD AD GOpyq PAB S 24 | 23|22|21| 20] 10 TTT] 1s] fra me hI ae ee core aan eels Pe ee Carry Propagate | Ge PPFFE th PRT Waa] oe eee go 40 s3_s2 st_So cn Mo FY #2 wD 89,62,81,80 | 18,20.22,1 | Word Binputs a 7 Carry Generate wouTs oomurs Output ‘Order Number DM545181J or DM745181N Yoo. 24 ‘Supply Voltage. ‘See NS Package Number J24A or N24A, GND. 2 Ground $181 General Description (continues) {thigh speed is not important, ippe-cary input (Cp) and & ‘ippiecarry output (Cy +4) are avaliable. However, the r= ple-cary delay hes elso baen minimized so thet arthmetic ‘eniouiations for smell word lengths can be performed without external cxcuity. ‘These circuits wil accommodate actve-high or sctveow data, the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition, where the 1's complement of the subirahend is generated internally. The resuitant output is A—B—1, which requires, an enc-around of forced carry to provide AB. The S181 can aso be utlized as a comparator. The A = B output is internally decoded irom the function outputs (FO, 1, F2, F9) 80 that when two words of equal magnitude are applied at tho A and inputs, it wil assume a high level to indicate equality (4 ~ B). The ALU should be inthe subtract, ‘mode with Cn = H whon porforming this comparison. The A = B output is open-colector 80 that can be wir-AND connected to give @ comparison for more than four bits. The camy output (Cy4) “can also be used to supply ‘elative magnitude information. Again, the ALU should be placed In the subtract mode by placing the function select inputs $8, S2, $1, $0 at L, H, HL, respectively. ‘These circuits have besn designed to not only incorporate all ofthe designer's requrierents for arthmetic operation but also to provide 16 possible functions of two Boolean variables without the use of extomal crcuity. These logic functions are selected by use ofthe four function-soloct in puts (S0, $1, $2, $3) with the mode-contol input (M) at @ high level to’ disable the intemal carry. The 16 logic func- tions are detailed in Tables 1 and 2 and include exclusive: (OR, NAND, AND, NOR, and OR functions. ALU SIGNAL DESIGNATIONS The DM54S181/DM74S181 can be used with the sign osignations of ether Figure 1 or Figure 2. The logic functions and arithmetic operations obtained with signal designations as in Figure 1 are given in Table those oblained withthe signal designations of Figure 2 are given in Tablet, wumber | ica Package Count Carry Method | of | addition times | Arithmetic/ | Look Ahead Between Bits Logic units | carryGenerators | AL's | toa 20n8 1 ° Nene | 5t08 30n8 2 ° Ripple | 8t016 20n8 Bord 1 Ful LookAnend | 17toee 508 51016 2105 Full Lookcanead | Pin Number 2[1]2[2|[ [| w| wl ololnl[ wl 7] 6 |e] ‘ActverHigh Data (rable!) | a0 | wo | ai | 1 | az | 82 | a3 | os | Fo | er | Fe | Fo |G. | te] x | ‘Ative-Low Data (ratio) | Ao | Bo | Ar | & | A2| 62 | Aa | Go| Fol Fi |Fe| Fol c,| cura] P| SG ‘input | Output | Active-High Data | Active-Low Data Cn | Cyie | (Figures) (Figure 2) 4 [4 AB Ace wfou ase Ace ula Azo Ase cj Ase As 382 181s General Description (continues) 0) aan anao oH a0 BOA BY A? BFAD BD oo ster cy ® Fo FY F252 Cate @ Go Gn a3 Ho fers) ifn ey ay carcass 5) «6 VO RO vi KT va REV xD «sy (2 an ® FIGURE 1 TABLE! selection ‘ative High Data | Mau M = L; Arithmetic Operations Logie | ss sz st 80 | Functions Ga = Hine carry) n= L (with carry) t L L t | F=a F F = APust L L CoH | FeaAee | Faate F=(A+8)Pluet ‘ t ye eee | Oe = Ae Pease F = (a+ Pht L L Hon | Feo F = Maus (@Comp) | F = Zero a) L Lo | P= mB F= APUBAS Pius AB Plus 1 LW L H | F=B F= (A+ 8) Plus AB (A + B) Pus AB Pus 1 LC ooH ow L | Feaes | F=AMinis 8 Minus 1 F = AMinus8 coon wR | reas F = ABMinus 1 F= AB Hook L L | FeR+s | F=APusas F = APWsAB Pus Hook tL oH | F=ReB | P= APB F = APlus8 Pius t Hou oH L | Fee F = (A+ B)PusAB F = (A+B) Plus ABPuust ee F = AB Mirus 1 F= AB | HOH L u | eet Fe APusat F = APusAPhs 1 | HOH to | FeA+B | Fare) PuSA F= (A+ 8)PusAPus1 HOH OH t | Feats F = (A+ 5)PusAPust HW RK | Fea aA Each Bidar nea Tow Bea mon 383) $181 General Description (continec) a & 00 Po Gt Pr Cube e922) an a0) at er Az ez stat Fs Cote a @ HH) 6) Gre a sta2 10) Sn a ay oy a FIGURE 2 TABLE I ‘Active Low Data Selection M = L; Arithmetic Operations. ss sz st go Gn = L(nocarry) Gy = H (with earry) t L L c F = AMinus 1 FaA t L t H F = AB Minus + FAB t L H L F = AB Minus 1 F=AB L u H H F = Minus 1 (2's Comp) | F = Zoro io 4 L L F = APlus(A + B) F = APlus (A + 8) Plus 1 L 4 L 4 F = ABPlus(A + 8) F = AB Pius (A +8) Pus L 4 H t F = AMinus B Minus 1 F= AMinus8 L H H 4 FrA+B F= (A+B) Pluss H L L L F = APlus(A + 8) F = APlus(A + 8) Plus 1 L L H Plus 8 F = APusB Plus 1 H L H L F = AB Puus(A +B) F = AB Plus(A + 8) Plus 1 4 L 4 H F-A+B F< (A+ B)Pust 4 H io i F = APhus At F = APlus APs 1 H 4 L H F = ABPUusA F = ABPlusA Plus 1 H 4 H L F = ABPus A F =AB Plus A Plus 1 H 4 H H Fra F = APhst "Each Be ahited she na mare Slice poston Absolute Maximum Ratings (nots) 1t Miltary/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Ditributors for availablity and specifications. Note: The “Absolute Maximum Ratings” are those valves Beyond which the safety of the device cannot be guaran- teed. The device should not be operated at these limits. The 1eLs ‘Supply Voltage TV Barametre values defined n iho “Electrical Characteristics” pains suv able are not guaranteed atthe absolite maximum ratings. The "Racommended Operating Conelions” table wil deine Output Votage (A = B Outpu) 55¥ the conlions for actual device operation. ‘Operating Free Air Temperature Range ‘DMs45 85°C to +1250 Mrs oC +700 Storage Temperature Range ~s8Cto +1800 Recommended Operating Conditions anal —s DMs45161 DM74Si81 = Win [Nom [Max | Min | Nom | Max Voc Supply Voliage 45 5 ss_| 475 | 6 | 625 v Vo High Level Input Voltage 2 2 v Vu, Lion Level nput Voltage 08 08 v Not | Nags a So uo.0 bs a low High Level Output = Curent (All Excopt A = 8) To. Low Level Output Curent 20 20 mA Electrical Characteristics over recommondes operating tree air tomperaturs (unioss otherwise noted) symbol Parameter Conditions wan | quae {Max | Unite vi Input Giamp Voltage Voc = Min. = —18mA =z |v te | Girona soumay —_| vio wiv = Man ao | Vou | High Love! Output Voo= Minion = Max [_omsa | 25 | 34 V Vonage (AN ExcoptA= 8) | Vu~MaxVin= Min [owe | 27 | 34 | Vou Low Level Output Min, fo ale va tine | os fv ¥ Input Curent @ Max Voc = Max, Vi = 5:5¥ aust Input Votage ta High Love input = Max Mode 50 Current an Aare 10 | a s 200 Camry 250 1 Low Level Input Voo = Max Mode 2 Current vis Ov are =a) 54 || s =8 [camry =10 tos Short Grout Output Curent | Voc = Max Note 2) | 100 | ma (Any Output Excopt A= 8) | too. ‘Supply Curont [Wes = Max wete3) y2o_| 220 | ma Note i AT Wp we al Veo = 6V.Ta = 25S: Note 2: Not more than oe tp shoud be shard a a te and fe dation steal nt excead on soon Note 3: in massed rhe folowing condtzns ASO tough 83 Man Angus at 4.8, ahr put grounded and aloft open. 8, $0 tveugh $2 fa Wingate e145, al ober pte gourded ana oupuls oon 3-85, $181 Switching Characteristics voc = sv.t, ~ 25C (See Section 1 for Test Waveforms and Output Load) ‘DMS«/74 10 sit Symbol] Parameter Conaitions | input)| (output) R= 2001, [Unite CL = 50pF Min | Max ‘wun [Propagation Delay Time, 105 4 Low-to-High Level Outpt ealtcra ns ‘ent | Propagation Delay Time, High-o-Low Level Output 8 “ | teun [Propagaton Delay Time, 165 22 Lowlo-High Level Output cnt ns ‘oat [Propagation Delay Time, | 185 High-to-Low Level Output Propagation Delay Tine, 2 2 Low-to-High Level Output eer Propagation Delay Timo, |St= S2 = 4.5V) 8 5 a High-to-Low Level Output| OFF mode) ‘oun [Propagation Delay Time, [yy — oy 2 “ {Low-to-High Level Outbut | So or Cy | Any - ns ‘ert | Propagetion Delay Time, 2 4 High-o-Low Level Quout ‘bun [Propagation Delay Time, 12 6 Low-High Level Output anya] g ns ‘ent_[Propagation Delay Time, |St= $2 = OV | orB 12 6 High to-Low Lovel Output - ‘bun [Propagation Delay Timo, 8 19 Low-o-High Level Output anya} g ——| ns St = s2 ore ‘pi [ Propagation Delay Timo, Highto-Low Lovet Output | OFF modo) u = ‘oun | Propagation Delay Time, 12 15 Low-o-High Level Output anal p ns ‘eut_| Propagation Delay Time, |St=S2 = 0V | orB 12 6 High to-Low Level Output a ‘wun | Propagation Delay Time, 18 19 Low-to-High Love! Output anal p - ne ‘ent | Propagation Delay Time, oe 8 20 High o-Low Lovel Output ‘wun | Propagation Delay Time, 165 20 Low-to-igh Level Output Aor) Fi - ns ‘at _| Propagation Delay Time, High-o-Low Level Output ay * ‘un | Propagation Delay Time, | 20 24 | Lowostigh Level Output AvorBi) Fi z ns ‘wat_| Propagation Delay Timo, 4 | Hlhto-Low Lovel Guat 2 a teu [Propagation Delay Time, | 20 24 Low-o-High Level Outpt Aorsi| Fi ns ‘eat | Propagaton Doty Time, High-1o-Low Level Outpt z a ‘oun | Propagation Data Time, 23 26 Low-o-High Level Output ns ‘oat | Propagation Delay Time, High-o-Low Level Output | * ® 386 ® Parameter Measurement Information = Logle Mode Test Table Function inputs: $1 ~ $2 M~ 4.5V, 50 - 83 - ov Other input peananr | O05, |__ “soe otwronreas | cet | mt test | Apely | Appy | Apply ‘Apply Tost ae f ‘ano 45v GNo Jam tg, 8 None None rear Fi Outot-Phase on 2 tou Remaining |e | a 4s None | None fi Outot Phase fa ‘and, Cy BUM Mode Test Table Function inputs: 80 = 83 ~ 45V, S1- S2=M= OV [other input oot | Sanath Other Data inputs Output test | Apply | Apply ‘Apply ‘Apply Tost Lhe 4sv_| ano 45v GND tan Remaining — 5 None cy Fi In-Phase at ‘Aand® teu Remaining in { 3, a None | Remains om A In-Phase to teu A Remaining ' \ 5 None None P InPhase i and B,Cy eu 3 Remaining ’ HHH 4a n None None P inPhase = ‘and, Cy ‘eu Remaining | Remaining =e None 8 6 inPrave fea 8 Gn ew Remaining | Remaining He | None Nn 5 rr 6 In-Phase ‘eo ‘Pui al ‘a ‘Any ee None | None 7 InPhase a A 8 ory +4 seus a | None 8 Remaining | Remain | cyt | Outot ase to — He | | none fn | Reming | Remaining |) casa | outotase tok : 287 $181 Parameter Measurement Information (continues) DIFF Mode Test Table Function inputs St 80 Omer nput OtmerDatamputs | ourut Same Bk Output L vs ‘Waveform Apply Apply Apply ‘Apply Test cov | ‘ono | “tov eno om Remaning | Remaining A None 5 A In-Phase TH. A B.C teu & | | none | Remening | Remering | 5) omer Pass i i Famainng w | nom | a | None ° nase ‘Aand B, Cy tout & | A | none | none | Pemaing Jp | onotPnase on a teu Remaining mw | | None | None @ InPhase Text. AandB, Cy ‘out Ferainng 3 | nom | A | None | OmotPhase ter. AandB, Cy ne fenaning | Fenanne |, 2 Aw | none | ay Aue | inhase a a B.Cq tou Remaining | Remaining . 8 A None ”’ B.Cy AnB Out-of-Phase tev “ ‘eu 7 Gra ce | None | None wore | oe InPhase TeHL. AandB on jeu Remaining | | None | None cute | omer a AB.en ‘eu Remaining | nome | 4 | Nene cue | Inphase eH. A,B,C 9-88) Logic Diagram > Yoo = PIN 24 GND = PIN 12 ters

You might also like