You are on page 1of 4

Computer Architecture &

Organization

CEL-221
LAB JOURNAL# 3

Name: Huzaifa Arshad

Enrollment No: 01-131182-015

Class: BSE-3A

Lab Instructor: Ma’am Iqra Basharat

DEPARTMENT OF SOFTWARE ENGINEERING


BAHRIA UNIVERSITY
ISLAMABAD CAMPUS
Memory Address Register Implementation for SAP-1 Computer Architecture

Objectives:

The objective of the lab is to make and test the working of Memory Address Register.

Apparatus Used:

 One 74LS173 IC
 Connecting wires
 Power Supply
 Breadboard

Evaluation: Signature:
LAB TASK:

 Implement the program counter using above given schematic diagram and use the
datasheet for reference.
 Verify the working of memory address register
 Write down the procedure, results/observation and conclusion

Introduction:

In a computer, the Memory Address Register (MAR) is the CPU register that either stores
the memory address from which data will be fetched from the CPU, or the address to which
data will be sent and stored. In other words, MAR holds the memory location of data that
needs to be accessed.

Procedure:

Chip C4, a 74LS173, is a 4-bit buffer register; it serves as the MAR. Notice that pins 1 and
2 are grounded; this converts the three-state output to a two-state output. In other words,
the output of the MAR is not connected to the W bus, and so there is no need to use the
three-state output.
Working:

The Memory Data Register (MDR) or Memory Buffer Register (MBR) is the register of a
computer's control unit that contains the data to be stored in the computer storage
(e.g. RAM), or the data after a fetch from the computer storage.
When writing to memory, the CPU writes data from MDR to the memory location whose
address is stored in MAR. MAR which is found inside the CPU goes either to the
RAM(Random Access Memory) or Cache. The Memory Address Register is half of a minimal
interface between a microprogram and computer storage.

Conclusion:
We learnt the implementation of simple Memory Address register and its functionality.

You might also like