You are on page 1of 21

LD

Q0
D0

Q1
D1

Q2
D2

Q3
D3

CLK
A clean circuit diagram: The two binary numbers to be added serially are stored in
two shift registers. Beginning with the least significant pair of bits, the circuit adds one
pair at a time through a single full‐adder (FA) circuit

You might also like