You are on page 1of 3

Laboratory I Analog Electronic (101)

Prof.: Faruk Fonthal Rico, Ph.D.

LABORATORY ONE.
CLASS: Analog Electronic (101)
DEPT.: Automatic and Electronic
CODE: 521270
PROFESSOR: FARUK FONTHAL RICO
PERIOD: 2020-01 Date: 27-02-2020
Group: Cod.:

STALAGMITE PWM GENERATOR WITH TRIANGULAR SIGNAL.

1) Design, Simulate and Mount a circuit that appears below comprising three stages based
on operational amplifier.

Goals:

 Develop in students the understanding of circuits with operational amplifiers.


 Understand how the behavior of operational amplifiers such as oscillators, voltage
amplifiers and adders is.
 Study how to configure operational amplifiers as comparators.
 Understand how the behavior of LM or LF devices is like a comparator.
 Determine and corroborate the frequencies with which the circuit works.

Questions:

1) Calculate the necessary values to obtain a triangular signal with the frequency
requested in Figure 1.
2) Determine the gain so that the output of the triangular wave oscillator is 7 Vp as
shown in Figure 1. What would be the value of the gain?
3) How should the comparison be made to generate the waveform that appears in the
second stage Figure 2? Corresponds to the simulation, explain.
4) Explain how the waveform of Figure 4 can be generated by means of a mixer.
5) Explain what is the function and importance of each of the stages.

Recommendations:

 First design, then simulate to be able to mount the circuit.


 Test the circuit by separate stages.

First stage:
Design two circuits that generate the following signals: a square signal and a triangular
signal as shown in Figure 1.
Laboratory I Analog Electronic (101)
Prof.: Faruk Fonthal Rico, Ph.D.

Figure 1. Output of the Square Signal and Triangular Signal.

Second Stage:
There are two voltages where the reference voltage 1 is obtained, which must be a non-
inverting average that solves the following equation:
13 V
AO Vref1
5V Promediador
NO INV

Vref1= (5V – 13V)/2


Figure 2. Comparator output.

Vref1
COMP
VTri

Third Stage:
Design a circuit that allows combining the signal of Figure 2 with the triangular signal
generating an output signal as shown in Figure 3.
Laboratory I Analog Electronic (101)
Prof.: Faruk Fonthal Rico, Ph.D.

Figure 3. Adder output stage 1 and stage 2.

Fourth Stage:
Design a circuit that allows combining the signal of Figure 3 with a square signal with
twice the frequency of the first square signal in stage 1, to generate a stalagmite signal.

Figure 4. Final output of the Stalagmite Sign.

b)

You might also like