CSE477

VLSI Digital Circuits

Fall 2005
Timing Issues;

Vijay Narayanan

[Adapted from Rabaey’s Digital Integrated Circuits, Second Edition, ©2003

J. Rabaey, A. Chandrakasan, B. Nikolic]

CSE477 L18 Timing Issues; Datapaths.1 Irwin&Vijay&Xie, PSU, 2005

 Timing Classifications
 Synchronous systems
 All memory elements in the system are simultaneously updated
using a globally distributed periodic synchronization signal (i.e.,
a global clock signal)
 Functionality is ensure by strict constraints on the clock signal
generation and distribution to minimize
- Clock skew (spatial variations in clock edges)
- Clock jitter (temporal variations in clock edges)

 Asynchronous systems
 Self-timed (controlled) systems
 No need for a globally distributed clock, but have asynchronous
circuit overheads (handshaking logic, etc.)

 Hybrid systems
 Synchronization between different clock domains
 Interfacing between asynchronous and synchronous domains
CSE477 L18 Timing Issues; Datapaths.2 Irwin&Vijay&Xie, PSU, 2005
 Review: Synchronous Timing Basics
R1 R2
In Combinational
D Q D Q
logic

tclk1 tclk2
clk
tc-q, tsu, tplogic, tcdlogic
thold, tcdreg
 Under ideal conditions (i.e., when tclk1 = tclk2)
T ≥ tc-q + tplogic + tsu
thold ≤ tcdlogic + tcdreg
 Under real conditions, the clock signal can have both
spatial (clock skew) and temporal (clock jitter) variations
 skew is constant from cycle to cycle (by definition); skew can be
positive (clock and data flowing in the same direction) or negative
(clock and data flowing in opposite directions)
 jitter causes T to change on a cycle-by-cycle basis
CSE477 L18 Timing Issues; Datapaths.3 Irwin&Vijay&Xie, PSU, 2005
Sources of Clock Skew and Jitter in Clock Network
4 power supply
3 interconnect
clock 6 capacitive load
1
generation
7 capacitive
PLL coupling
2 clock drivers

5 temperature

 Skew  Jitter
 manufacturing device  clock generation
variations in clock drivers  capacitive loading and
 interconnect variations coupling
 environmental variations  environmental variations
(power supply and (power supply and
temperature) temperature)

CSE477 L18 Timing Issues; Datapaths.4 Irwin&Vijay&Xie, PSU, 2005

 Positive Clock Skew
 Clock and R1 R2
data flow in In D Q
Combinational
D Q
the same logic
direction tclk1 tclk2
clk
delay
T
T+δ
1 δ>0 3

2 4

δ + thold
T:
thold :

CSE477 L18 Timing Issues; Datapaths.5 Irwin&Vijay&Xie, PSU, 2005

 Positive Clock Skew
 Clock and R1 R2
data flow in In D Q
Combinational
D Q
the same logic
direction tclk1 tclk2
clk
delay
T
T+δ
1 δ>0 3

2 4

δ + thold
T: T + δ ≥ tc-q + tplogic + tsu so T ≥ tc-q + tplogic + tsu - δ
thold : thold + δ ≤ tcdlogic + tcdreg so thold ≤ tcdlogic + tcdreg - δ
θ δ > 0: Improves performance, but makes thold harder to
meet. If thold is not met (race conditions), the circuit
malfunctions independent of the clock period!
CSE477 L18 Timing Issues; Datapaths.6 Irwin&Vijay&Xie, PSU, 2005
 Negative Clock Skew
 Clock and R1 R2
data flow in In D Q
Combinational
D Q
opposite logic
directions tclk1 tclk2
clk
delay
T
T+δ
1 3

2 4
δ<0

T:
thold :

CSE477 L18 Timing Issues; Datapaths.7 Irwin&Vijay&Xie, PSU, 2005

 Negative Clock Skew
 Clock and R1 R2
data flow in In D Q
Combinational
D Q
opposite logic
directions tclk1 tclk2
clk
delay
T
T+δ
1 3

2 4
δ<0

T: T + δ ≥ tc-q + tplogic + tsu so T ≥ tc-q + tplogic + tsu - δ

thold : thold + δ ≤ tcdlogic + tcdreg so thold ≤ tcdlogic + tcdreg - δ

θ δ < 0: Degrades performance, but thold is easier to meet

(eliminating race conditions)
CSE477 L18 Timing Issues; Datapaths.8 Irwin&Vijay&Xie, PSU, 2005
 Clock Jitter
 Jitter causes T to
vary on a cycle-by- R1
cycle basis Combinational
In logic
tclk
clk
T

-tjitter +tjitter

T:

CSE477 L18 Timing Issues; Datapaths.9 Irwin&Vijay&Xie, PSU, 2005

 Clock Jitter
 Jitter causes T to
vary on a cycle-by- R1
cycle basis Combinational
In logic
tclk
clk
T

-tjitter +tjitter

T : T - 2tjitter ≥ tc-q + tplogic + tsu so T ≥ tc-q + tplogic + tsu + 2tjitter

 Jitter directly reduces the performance of a sequential

circuit

CSE477 L18 Timing Issues; Datapaths.10 Irwin&Vijay&Xie, PSU, 2005

 Combined Impact of Skew and Jitter
 Constraints R1 R2
on the In D Q
Combinational
D Q
minimum logic
clock period tclk1 tclk2
(δ > 0) T
T+δ
1
δ>0

6 1
-tjitter 2

T ≥ tc-q + tplogic + tsu - δ + 2tjitter thold ≤ tcdlogic + tcdreg – δ – 2tjitter

θ δ > 0 with jitter: Degrades performance, and makes thold

even harder to meet. (The acceptable skew is reduced
by jitter.)

CSE477 L18 Timing Issues; Datapaths.11 Irwin&Vijay&Xie, PSU, 2005

 Clock Distribution Networks
 Clock skew and jitter can ultimately limit the performance
of a digital system, so designing a clock network that
minimizes both is important
 In many high-speed processors, a majority of the dynamic power
is dissipated in the clock network.
 To reduce dynamic power, the clock network must support clock
gating (shutting down (disabling the clock) units)

 Clock distribution techniques

 Balanced paths (H-tree network, matched RC trees)
- In the ideal case, can eliminate skew
- Could take multiple cycles for the clock signal to propagate to the
leaves of the tree
 Clock grids
- Typically used in the final stage of the clock distribution network
- Minimizes absolute delay (not relative delay)

CSE477 L18 Timing Issues; Datapaths.12 Irwin&Vijay&Xie, PSU, 2005

 H-Tree Clock Network
 If the paths are perfectly balanced, clock skew is zero

Can insert clock gating at

multiple levels in clock tree
Can shut off entire subtree
if all gating conditions are
Clock satisfied

Idle
condition
Gated
Clock clock

CSE477 L18 Timing Issues; Datapaths.13 Irwin&Vijay&Xie, PSU, 2005

 Clock Grid Network
 Distributed buffering reduces absolute delay and makes
clock gating easier, but is sensitive to variations in the
buffer delay
 The secondary buffers
isolate the local clock
local logic nets from the upstream
area load and amplify the
clock signals degraded
by the RC network
Clock
 decreases absolute skew
main clock  gives steeper clocks
buffer
 Only have to bound the
skew within the local
secondary clock buffers logic area

CSE477 L18 Timing Issues; Datapaths.14 Irwin&Vijay&Xie, PSU, 2005

 DEC Alpha 21164 (EV5) Example
 300 MHz clock (9.3 million transistors on a 16.5x18.1
mm die in 0.5 micron CMOS technology)
 single phase clock

 3.75 nF total clock load

 Extensive use of dynamic logic

 20 W (out of 50) in clock distribution network

 Two level clock distribution
 Single 6 inverter stage main clock buffer at the center of the
chip
 Secondary clock buffers drive the left and right sides of the
clock grid in m3 and m4

 Total equivalent driver size of 58 cm !!

CSE477 L18 Timing Issues; Datapaths.15 Irwin&Vijay&Xie, PSU, 2005

 Secondary Clock Buffers

CSE477 L18 Timing Issues; Datapaths.16 Irwin&Vijay&Xie, PSU, 2005

 Clock Skew in Alpha Processor
 Absolute skew smaller than 90 ps

 The critical
instruction and
execution units all
see the clock within
65 ps
CSE477 L18 Timing Issues; Datapaths.17 Irwin&Vijay&Xie, PSU, 2005
 Dealing with Clock Skew and Jitter
 To minimize skew, balance clock paths using H-tree or
matched-tree clock distribution structures.
 If possible, route data and clock in opposite directions;
eliminates races at the cost of performance.
 The use of gated clocks to help with dynamic power
consumption make jitter worse.
 Shield clock wires (route power lines – VDD or GND – next to
clock lines) to minimize/eliminate coupling with neighboring
signal nets.
 Use dummy fills to reduce skew by reducing variations in
interconnect capacitances due to interlayer dielectric thickness
variations.
 Beware of temperature and supply rail variations and their
effects on skew and jitter. Power supply noise fundamentally
limits the performance of clock networks.
CSE477 L18 Timing Issues; Datapaths.18 Irwin&Vijay&Xie, PSU, 2005
 Clock Scaling

CSE477 L18 Timing Issues; Datapaths.19 Irwin&Vijay&Xie, PSU, 2005

 Reach

CSE477 L18 Timing Issues; Datapaths.20 Irwin&Vijay&Xie, PSU, 2005

Multiple Frequency Clocks

f1
Bus Interface Parallel
f < f1 < f2 < f3
serial
I/O
PLL interface
controller
System PLL
f f3
clock

Key is in the design PLL

RISC Core
of the local circuits f2
used to generate
the clock signal in
each module
CSE477 L18 Timing Issues; Datapaths.21 Irwin&Vijay&Xie, PSU, 2005
GALS Architecture

f1
Bus Interface Parallel
serial
I/O interface
PLL controller
PLL
f3

data
PLL
RISC Core
f2
handshake
protocol

CSE477 L18 Timing Issues; Datapaths.22 Irwin&Vijay&Xie, PSU, 2005

 Reminders

CSE477 L18 Timing Issues; Datapaths.23 Irwin&Vijay&Xie, PSU, 2005