You are on page 1of 1

Capital University of Science and Technology

Department of Electrical Engineering

EEME2751: Electronics Engineering Lab, Spring 2020


Assignment No. 3
Instructor: Mr. Attabik Tabib Date: 10/05/2020
Total Marks: 20 Due Date: 22/05/2020

Instructions:

• Assignment is an individual task. Group assignment is not allowed.


• Avoid unnecessary details and arguments.
• Assignment should be submitted on or before due date. Marks will be deducted upon late
submission.
• Copied assignments will get zero credit.
• Make a folder, copy all the files (including proteus Files) to it and submit it.

Question No.1 (CLO-2) (10 Marks)

Construct Transistor NAND Gate circuit in Proteus. Verify the truth table of NAND gate and show the
outputs for different combinations of inputs (voltage signals). Briefly explain the operation of the
circuit.

Question No.2 (CLO-2) (10 Marks)

Construct Transistor NOR Gate circuit (using only single transistor) in Proteus. Verify the truth table
of NOR gate and show the outputs for different combinations of inputs (voltage signals). Briefly explain
the operation of the circuit.

You might also like