Professional Documents
Culture Documents
EE8451 - LIC - by WWW - LearnEngineering.in PDF
EE8451 - LIC - by WWW - LearnEngineering.in PDF
in
ENGINEERING COLLEGES
2017-2018 ODD SEMESTER
IMPORTANT QUESTIONS AND ANSWERS
DEPARTMENT OF EEE
SUBJECT CODE: EE 6303
SUBJECT NAME: LINEAR INTEGRATED CIRCUITS AND APPLICATIONS
Regulation: 2013 Year and Semester: II/III
Prepared by
Affiliating
Si.No Name of the Faculty Designation
College
1 Mr. S. Murugan Associate Professor FXEC
2 Mrs. R. Banumathy Assistant Professor FXEC
IMPORTANT QUESTIONS AND ANSWERS
3 Mr.S. Ebanezar Pravin Assistant Professor SCADCET
4 Mr. A. Rathinavel Pandian Assistant Professor SMTEC
DEPARTMENT OF EEE
COPYRIGHT @ SCAD
REGULATION 2017
TEXT BOOKS:
1. David A. Bell, ‘Op-amp & Linear ICs’, Oxford, 2013.
2. D. Roy Choudhary, Sheil B.Jani, ‘Linear Integrated Circuits’, II edition, New
Age, 2003.
3. Ramakant A.Gayakward, ‘Op-amps and Linear Integrated Circuits’, IV
edition, Pearson Education, 2003, PHI. 2000.
REFERENCES:
& Linear Integrated Circuits Concepts &
1. Fiore,‘Op-amps
Applications’,Cengage,2010.
2. Floyd , Buchla, ‘Fundamentals of Analog Circuits’, Pearson, 2013.
3. Jacob Millman, Christos C.Halkias, ‘Integrated Electronics - Analog and
Digital circuits system’, Tata McGraw Hill, 2003.
4. Robert F.Coughlin, Fredrick F. Driscoll, ‘Op-amp and Linear ICs’, PHI
Learning, 6th edition, 2012.
Hours
Sl. Cumulative Books
Unit Topic / Portions to be Covered Required /
No Hrs Referred
Planned
UNIT I IC FABRICATION
1 I IC classification 1 1 T2
Fundamental of monolithic IC
2 I 1 2 T2
technology
3 I Epitaxial growth 1 3 T2
4 I Masking and etching 1 4 T2
5 I Diffusion of impurities 1 5 T2
Realization of monolithic ICs and
6 I 1 6 T2
packaging
7 I Fabrication of diodes 1 7 T2
8 I Fabrication of capacitance 1 8 T2
9 I Fabrication of resistance 1 9 T2
10 I Fabrication of FETs 1 10 T2
UNIT II CHARACTERISTICS OF OPAMP
11 II Ideal OP-AMP characteristics 1 11 T2
12 II DC characteristics 1 12 T2
13 II AC characteristics 1 13 T2
14 II Differential amplifier 1 14 T2
15 II Frequency response of OP-AMP 1 15 T2
Basic applications of op-amp – Inverting
16 II 2 17 T2
and Non-inverting Amplifiers
17 II V/I & I/V converters 1 18 T2
18 II Summer, differentiator and integrator 2 20 T2
UNIT III APPLICATIONS OF OPAMP
19 III Instrumentation amplifier 1 21 T2
20 III Log and Antilog Amplifiers 1 22 T2
21 III First and second order active filters 1 23 T2
22 III Comparators 1 24 T2
23 III Multivibrators 1 25 T2
24 III Waveform generators 1 26 T2
Clippers, clampers, peak detector, S/H
25 III 2 28 T2
circuit
D/A converter (R- 2R ladder and
26 III 1 29 T2
weighted resistor types)
27 III A/D converters using op-amps 1 30 T2
UNIT IV SPECIAL ICs
28 IV Functional block of 555 Timer 1 31 T2
29 IV Characteristics of 555 Timer 1 32 T2
30 IV Application circuits with 555 Timer 2 34 T2
31 IV IC-566 voltage controlled oscillator IC 1 35 T2
32 IV IC 565-phase lock loop IC 1 36 T2
33 IV Analog multiplier ICs 2 38 T2
UNIT V APPLICATION ICs
INDEX
Unit No Q.NO Content Page No
Cover page 1
Syllabus 2-3
Lesson plan 4-6
I 1-12 Part A 9-11
I 1-5 Part B 11-25
Steps involved in fabrication of
I 1 11-14
IC
Fabrication of diodes and
I 2 14-17
capacitors
I 3 Fabrication of Resistors & FET 17-21
I 4 Photolithography 21-23
I 5 Different IC packages 24-25
II 1-15 Part A 26-28
II 1-6 Part B 28-52
II 1 Dc characteristics of Op-amp 28-33
II 2 Ac characteristics of Op-amp 33-37
II 3 Differentiator & Integrator 37-41
II 4 Differential amplifier 42-45
Inverting and Non-inverting
II 5 45-48
amplifier
II 6 Applications of Op-amp 48-52
III 1-10 Part A 53-54
III 1-5 Part B 55-68
III 1 Instrumentation amplifier 55-58
III 2 Schmitt trigger 58-60
III 3 R-2R DAC 60-62
III 4 Successive approx. type ADC 62-64
III 5 II order LPF 64-68
IV 1-15 Part A 69-70
IV 1-4 Part B 71-79
IV 1 Monostable multivibrator 71-72
UNIT I
IC FABRICATION
Part - A
1. Define an Integrated circuit.
An integrated circuit(IC) is a miniature, low cost electronic circuit consisting of
active and passive components fabricated together on a single crystal of silicon. The
active components are transistors and diodes and passive components are resistors
and
capacitors
2. What are the basic processes involved in fabricating ICs using planar
technology? (April/May 2015)
1. Silicon wafer (substrate) preparation
2. Epitaxial growth
3. Oxidation
4. Photolithography
5. Diffusion
6. Ion implantation
7. Isolation technique
8. Metallization
9. Assembly processing & packaging
3. List out the steps used in the preparation of Si – wafers.
1. Crystal growth &doping
2. Ingot trimming & grinding
3. Ingot slicing
4. Wafer policing & etching
5. Wafer cleaning
4. Write the basic chemical reaction in the Epitaxial growth process of pure
silicon.
The basic chemical reaction in the Epitaxial growth process of pure silicon is the
Hydrogen reduction of silicon tetrachloride
1200oC
SiCl 4 + 2H2 <-----------> Si + 4 HCl
10
i. Wafer Preparation:
• The starting material called
ca the substrate is a p-type silicon wafer. The wafers
are usually 10cm diamet
iameter and 0.4mm thickness.
• The resistivity is 10Ω/cm
Ω/cm corresponding to the concentration of ac
acceptor atom
NA=1.4X1015atoms/cm
Step 1
p – Type substrate
su
10 Ω – cm rresistivity NA = 1.4 x 1015 atoms/cm3 400 µm
p – Typ
ype substrate 10 Ω - cm
N – epi layer
yer 0.1
0. – 0.5 Ω - cm 5 – 25 µm
p – Type substr
substrate 10 Ω - cm
12
13
14
• The cross sectional view and symbol of a Schottky barrier diode as shown
in figure. Contact 1 shown in figure is a Schottky barrier and the contact 2 is
an ohmic contact.
• The contact potential between the semiconductor and the metal generated
a barrier for the flow of conducting electrons from semiconductor to metal.
15
• When the junction is forward biased this barrier is lowered and the electron
flow is allowed from semiconductor to metal, where the electrons are in
large quantities.
• The majority carriers carry the conduction current in the Schottky diode
whereas in the PN junction diode, minority carriers carry the conduction
current and it incurs an appreciable time delay from ON state to OFF state.
• This is due to the fact that the minority carriers stored in the junction have
to be totally removed.
Integrated Capacitor:
• Monolithic capacitors are not frequently used in integrated circuits since they
are limited in the range of values obtained and their performance.
• The capacitance is proportional to the area of the junction and inversely
proportional to the depletion thickness.
C α A, where a is the area of the junction and
C α T, where t is the thickness of the depletion layer
There are, however, two types available,
i) The junction capacitor (ii)MOS and thin film capacitor
Junction Capacitor:
• In monolithic ICs junction capacitor is a reverse biased PN junction formed
by the collector-base or emitter-base diffusion of the transistor. Figure
shows the cross sectional view the junction capacitor and the equivalent
circuit.
16
17
18
• In the monolithic
ic res
resistor, the resistance value is expressed
ed by R = Rs L/W,
where R= resistanc
istance offered (in ohms), Rs = sheet resistance
resist of the
particular fabrication
ication process involved (in ohms/square), L = length
l of the
diffused area and W = width of the diffused area.
• The sheet resistance
istance of the base and emitter diffusion in 200
200Ω/square and
2.2Ω/square respect
spectively.
b. Epitaxial Resistor:
19
• In the structure shown, no current can flow in the N-type material since the
diode realized at contact 2 is biased in reversed direction.
• Only very small reverse saturation current can flow in conduction path for the
current has been reduced or pinched.
• Therefore, the resistance between the contact 1 and 2 increases as the width
narrows down and hence it acts as a pinched resistor.
20
Epitaxial Growth:
• Epitaxy is described
d as a
arranged atoms in a single crystal fashion
hion upon
u a single
crystal substrate. The basic
b chemical reaction used for the epitaxi
pitaxial growth of
pure silicon is the hydrog
ydrogen reaction of SiCl4
o
SiCl4+2H2 1200 C Si+4HCL
• In an IC fabrication
tion e
epitaxial films with specific impurity concentration
conce are
required. This is accom
accomplished by introducing phosphine (PH3) for the n-type
Bi-Borane (B2H6) for P
P-type doping into the silicon-tetrachloride
ride hydrogen
h gas
stream.
21
22
Photo etching:
• Photo etching is used for the removal of SiO2 from desired regions so that the
desired impurities can be diffused. The wafer is coated with a film of
photosensitive emulsion (Kodak Photo resist KPR). The thickness of the film in
the range 5000-10000A0
23
24
• The metal can package permits the use of external heat sink. Most of the
general purpose of Op-Amps comes in 8, 10 or 12 pin packages.
• Voltage regulator ICs such as LM117 has 3-pins. Power Op-Amps and audio
power amplifiers are usually available in 5 pin packages.
CERAMIC FLAT PACKAGE
• The chip is enclosed in a rectangular ceramic case with terminal leads
extending through the sides and ends.
• The flat pack comes with 8, 10, 14 or 16 leads.
• These leads accommodate the power supplies, inputs, outputs and several
special connections required to complete the circuits.
25
26
UNIT II
CHARACTERISTICS OF OP-AMP
Part - A
1. What are the advantages of ICs over discrete circuits?
Minimization & hence increased equipment density.
Cost reduction due to batch processing.
Increased system reliability
Improved functional performance.
Matched devices.
Increased operating speeds
Reduction in power consumption
2. What is OPAMP?
An operational amplifier is a direct coupled high gain amplifier consisting of one
or more differential amplifiers, followed by a level translator and an output stage. It is a
versatile device that can be used to amplify ac as well as dc input signals & designed
for computing mathematical functions such as addition, subtraction, multiplication,
integration & differentiation
.3. List out the ideal characteristics of OPAMP?
Characteristics of an ideal operational amplifier:
1. Open loop voltage gain AOL = ∞ (infinity)
2. Input impedance Ri = ∞ (infinity)
3. Output impedance Ro = 0 (zero)
4. Zero offset Vo = 0 (zero)
5. Band width BW = ∞ (infinity)
4.what are the different kinds of packages of IC741?
a) Metal can (TO) package
b) Dual- in- line package
c) Flat package or flat pack
5. What are the assumptions made from ideal op amp characteristics?
• The current drawn by either of the input terminals(non -inverting/inverting)
is negligible.
• The potential difference between the inverting & non- inverting input terminals is
zero.
27
28
Part - B
1. Explain in detail about the DC characteristics of the OP-AMP.
DC Characteristics of op-amp:
DC output voltages are,
1. Input bias current
2. Input offset current
3. Input offset voltage
4. Thermal drift
1. Input bias current:
The op-amp’s input is differential amplifier, which may be made of BJT or FET.
In an ideal op-amp, we assumed that no current is drawn from the input
terminals.
The base currents entering into the inverting and non-inverting terminals (IB- &
IB+ respectively).
Even though both the transistors are identical, IB- and IB+ are not exactly equal
due to internal imbalance between the two inputs.
Manufacturers specify the input bias current IB
Input bias current IB as the average value of the base currents entering into the
terminals of the op-amp
29
I B+ + I B−
So, IB = V0 = ( I B − ) R f
2 and
Where a compensation resistor Rcomp has been added between the non-inverting input
terminal and ground as shown in the figure below.
30
I2 = V2 / Rf (4)
For compensation, Vo should equal to zero (Vo = 0, Vi = 0). i.e. from equation (1) V2 =
V1. So that,
I2 = V1 / Rf (5)
KCL at node ‘a’ gives,
IB- = I2 + I1
f / fa
A= − V1 V1 ( R1 + R f )
1 + ( f / fb ) 2 I B = + = V1
R f R1 R1R f
Assume IB- = IB+ and using equation (4) & (8) we get
V1
(R + R ) =
1 f V1
R1R f Rcomp
R1 R f
Rcomp = = R1 R f
R1 + R f
Rcomp = R1 || Rf (6)
i.e. to compensate for bias current, the compensating resistor, Rcomp should be equal
to the parallel combination of resistor R1 and Rf.
2. Input offset current:
Bias current compensation will work if both bias currents IB+ and IB- are equal.
Since the input transistor cannot be made identical. There will always be some
small difference between IB+ and IB-. This difference is called the offset current
|Ios| = IB+ - IB- (1)
Offset current Ios for BJT op-amp is 200nA and for FET op-amp is 10pA. Even with
bias current compensation, offset current will produce an output voltage when Vi = 0.
V1 = IB+ Rcomp (2)
And I1 = V1/R1 (3)
KCL at node ‘a’ gives,
I2 = (IB—I1)
Rcomp
I 2 = ( I B − − I1 ) = I B − − I B + (Sub the value of I2)
R1
Again, V0 = I2 Rf – V1
Vo = I2 Rf - IB+ Rcomp
31
R
Vo = I B − − I B+ comp R f − I B+ Rcomp (4)
R1
Substitute the value Rcomp in equation (4) and after algebraic manipulation,
V o = R f I B− − I B+
Vo = R f I 0 s
The offset current can be minimized by keeping feedback resistance small.
Unfortunately to obtain high input impedance, R1 must be kept large.
R1 large, the feedback resistor Rf must also be high, so as to obtain reasonable
gain.
The T-feedback network is a good solution. This will allow large feedback
resistance, while keeping the resistance to ground low (in dotted line).
The T-network provides a feedback signal as if the network were a single
feedback resistor.
32
Rf
Vo = 1 + V2
R1
Vios = Vi − V2 and Vi=0, Vios = 0 − V2 = V2
33
Rf
Vo = 1 + Vios
R1
4. Thermal drift:
A circuit nulled at 250C may not remain so the temperature rises to 350C.This is called
drift. Bias current, offset current, offset voltage change with temperature.
offset current drift is expressed as nA/oC
offset voltage drift is expressed as mV/oC.
These indicate the change in offset for each degree Celsius change in
temperature.
2. Explain in detail about the AC characteristics of the OP-AMP.
AC Characteristics:
• For small signal sinusoidal (AC) application one has to know the ac
characteristics such as frequency response and slew-rate.
Frequency Response:
• The variation in operating frequency will cause variations in gain magnitude and
its phase angle.
• The manner in which the gain of the op-amp responds to different frequencies
is called the frequency response.
• Op-amp should have an infinite bandwidth Bw = ∞ (i.e) if its open loop gain in
90dB with dc signal its gain should remain the same 90 dB through audio and
onto high radio frequency.
• The op-amp gain decreases (roll-off) at higher frequency what reasons to
decrease gain after a certain frequency reached.
• There must be a capacitive component in the equivalent circuit of the op-amp.
• For an op-amp with only one break (corner) frequency all the capacitors effects
can be represented by a single capacitor C.
• Below fig is a modified variation of the low frequency model with capacitor C at
the o/p.
34
− jXc
Vo = AolVd
Ro − jXc
Divide by jXc both numerator and denominator
AolVd
Vo =
Ro (Vin=Vd)
+ 1
− jXc
Vo Aol
=
Vin Ro (Xc=1/2πfc)
1+ j
Xc
Aol
A=
(1 + 2πRoC
Aol
A= (1)
1 + j ( f / f 1)
where f1= 1/2πfRoC
f1 is the corner frequency or the upper 3 dB frequency of the op-amp. The magnitude
and phase angle of the open loop volt gain are fu of frequency can be written as,
Aol
Magnitude A= (2)
1 + ( f / f 1)
2
35
The magnitude and phase angle characteristics from equations (2) and (3)
• For frequency f<< f1 the magnitude of the gain is 20 log AOL in dB.
• At frequency f = f1 the gain in 3 dB down from the dc value of AOL in dB. This
frequency f1 is called corner frequency.
• For f > > f1 the fain roll-off at the rate off -20dB/decade or -6dB/decade.
36
Aol.ω1 Aol.ω1
A= = (4)
jω + ω1 S + ω1
The transfer f0 of as op-amp with 3 break frequency can be assumed as,
Aol
A= 0 < f1< f 2< f3
(1 + jf / f 1)(1 + jf / f 1)(1 + f / f 3)
Aol.ω1.ω 2.ω 3
A= 0<ω1<ω2< ω3
( S + ω1)(S + ω 2)(S + ω 3)
37
Fig
ig 2.8 Input and output waveforms
The max rate of change off outp
output across when coswt =1
(i.e) SR = dV0/dt |max = wVm.
wVm
SR = 2∏fVm V/s = 2∏fVm v/m
v/ms.
Thus the maximum frequency
ency fmax
f at which we can obtain an undistorte
storted output volt
of peak value Vm is given by
fmax (Hz) = Slew rate/6.28
8 * Vm
V .
called the full power response
ponse. It is maximum frequency of a large
ge amplitude
am sine
wave with which op-amp can ha
have without distortion.
38
d dV
ic = C1 (Vi − VN ) = C1 i → (1)
dt dt
Current if through
ugh fe
feedback resistor is
V0
if = -----------
------------>(2)
Rf
Apply KCL at node N
ic + i f = 0
dVi V0
C1 + =0
dt R f
dVi
V0 = − R f C1 -----------------
------>(3)
dt
Thus the output V0 is equal
al to RF C1 times the negative rate of change of th
the input
voltage Vin with time.
The –sign indicates a 1800 phase
ph shift of the output waveform V0 with
ith respect
re to the
input signal.
Phasor equivalent of output
ut vol
voltage is
V0 ( S ) = − R f C1.SVi ( S )
39
V0
A= = R f C1S = jω R f C1 = ω R f C1
Vi
f 1
A= where fa =
fa 2π R f C1
(2)
Input and Output Waveforms:
rms:
Fig
ig 2.10 Input and output waveforms
The input signal will be differen
ifferentiated properly, if the time period T of the input
in signal is
larger than or equal to RF C1 (i.e)
(i.e T > RF C1
40
(b) Integrator:
• A circuit in which the
e out
output voltage waveform is the integral off the iinput voltage
waveform is the integrato
tegrator or Integration Amplifier.
• Such a circuit is obtained
tained by using a basic inverting amplifier config
configuration if the
feedback resistor RF is re
replaced by a capacitor CF .
(∴VB = VA = 0)
Vin d
(1)-------------> = C f Vo
Ri dt
d 1
Vo = − Vin
dt Ri C f
1
Ri C f ∫
Vo = − Vin dt (2)
Equation (2) indicates thatt the output is directly proportional to the negativ
egative integral of
the input volts and inversely
ely pro
proportional to the time constant R1 CF . In phasor
ph method
the output voltage can be writte
written as
41
R f / Ri
A=− 1
(1 + jf / f a ) Vo ( s ) = − Vi ( s )
sR1C f
H ( jω ) = R f / Ri
In steady state, put s = jω and we
w get
1
Vo ( jω ) = − Vi ( jω )
jω R1C f
So the magnitude of the gain
ain or integrator transfer function is
Vo ( jω ) 1 1
A= =− =
Vi ( jω ) jω R1C f ω R1C f
Ex: If the input is sine wave ->
> output
o is cosine wave.
If the input is square wave ->
> output
ou is triangular wave.
• When Vin = 0 the integrator works as an open loop amplifier because the
capacitor CF acts an open circuit to the input offset voltage Vio. (Or)
• The Input offset voltage Vio and the part of the input is charging capacitor CF
produce the error voltage at the output of the integrator.
43
Voltage Gain:
The circuit has 2 inputs Vx and Vy . Use superposition theorem, when Vy = 0V,
becomes inverting amplifier. Hence the output due to Vx only is
−R f (Vx )
Vox =
R1
Similarly, when Vx = 0V, becomes Non-inverting amplifier having a voltage divider
network composed of R2 and R3 at the Non – inverting input.
R3 (Vy )
V1 =
R2 + R3
And the output due to Vy then is
R
Voy = 1 + f V1
R1
Note: the gain of the differential amplifier is same as that of inverting amplifier.
Input Resistance:
The input resistance Rif of the differential amplifier is resistance determined looking
into either one of the 2 input terminals with the other grounded,
With Vy = 0V,
Inverting amplifier, the input resistance which is,
RiFx ≈ R1 (1)
Similarly Vx = 0V,
Non-inverting amplifier, the input resistance which is,
RiFy ≈ (R2 + R3) (2)
• Vx and Vy are not the same. Both the input resistance can be made equal, if we
modify the basic differential amplifier. R1 and (R2 + R3) can be made much
larger than the source resistances. So that the loading of the signal sources
does not occur.
Note: If we need a variable gain, we can use the differential amplifier. In this circuit
R1 = R2 , RF = R3 and the potentiometer Rp = R4.Depending on the position of the
wiper in R voltage can be varied from the closed loop gain of -2RF /R1 to the open loop
gain of A.
44
Rf
V0 = 1 + (Vx − V y )
R1
R3 R1 + R f
V0 y = V y − − − − − − − −− > (4)
R2 + R3 R1
Since R1=R2 and Rf=R3
Rf
Voy = V y − − − − − − − − − − − − − − − − − −− > (5)
R1
From eqn.(1) and (5) the net output voltage is,
V0 = V0 x + Voy
Rf
V0 = − (V x − Vy )
R1
Rf
V0 = − (V ) xy
R1
The gain of the differential amplifier is same as that of the inverting amplifier.
46
Fig 2.16
2. Inverting amplifier circuit
Analysis:
Current through the resistance
tance R is,
Vin − V A
I= [VA=VB=0 Virtual ground]
R1
Vin
I=
R1
Current through RF is,
V A − V0 V
I= =− 0
RF RF
Vin V
=− 0
RF RF
V0 R
A= =− F
Vin R1
RF/R1 is called gain of amplifier
plifiers. Negative sign indicates that polarity of the output is
opposite to that of the input.
ut. So the inverting amplifier is also called ass sign changer.
Sign Changer:
Let K= RF/R1 is called scale factor.
V0=-KVin
Since the output voltage iss chan
changing according to the scale factor K and input
in voltage
Vin the inverting amplifier is cal
called as Scale changer. The input and output
utput waveforms
are shown below
47
V − VA
I=
R1
Vin
I= −
R1
48
V A − V0 Vin − V0
I= =
RF RF
Vin Vin V0
− = −
R1 R F RF
V0 Vin Vin
= −
R1 R1 R F
V0 Vin R F
= 1 +
Vin RF R1
V R
A = 0 = 1+ F
Vin R1
The above equation is called
lled as the gain for non-inverting amplifier.
The input and output waveform
eforms are shown below.
Fig 2.19
.19 N
Non-Inverting amplifier waveforms
Applications of op-amp:
It is classified into 2 types,
• Linear application
• Non-linear Application
49
Summing Amplifier:
Op-amp may be used
sed tto design a circuit whose output is the
e sum of several
input signals. Such a circuit
uit is ccalled a summing amplifier or a summer.
Adder is classified as
Inverting summer
mmer
Non-inverting
g summer
sum
Inverting Summing Amplifier:
lifier:
In this circuit all the inputt signals
signa to be added are applied to the inverting
verting terminal of
the op-amp. The circuit with two
tw input signals V1, V2 , input resistors
tors R1, R2 and a
feedback resistor Rf is shown
own in figure
Fig 2.20
.20 Inverting
In summing amplifier circuit
As point B is grounded
nded, due to virtual ground concept the node A is also at
virtual ground potential.VA=0
Now from the inputt side
V1 − V A V1
I1 = = − − − − − − − − − −− > (1)
R1 R1
V2 − V A V 2
I2 = = − − − − − − − − − −− > (2)
R2 R2
Applying KCL at node
de A and as input op-amp current is zero,
I=I1+I2 ------------------------
------------------------>(3)
From the output side
V A − V0 V
I= = − 0 − − − − − − − − − − > ( 4)
Rf Rf
50
V 0 = − (V1 + V 2 )
51
V1 − VB V2 − VB
+ =0
R1 R2
V1 V2 1 1
+ = VB +
R1 R2 R1 R2
R V + R1V2
VB = 2 1 − − − − − − − − > (5)
R + R2
Now at node A
V A VB
I= = − − − − − − − − − −− > (6)
R R
and
V0 − V A V0 − V B
I= = − − − −− > (7)
Rf Rf
Equqting eqn. (6) and (7)
R + Rf
V0 = V B − − − − − − − − > (8)
R
Substitute eqn.(5) in (8)
R2 (R + R f ) R1 (R + R f )
V0 = V1 + V2 − − > (9)
R(R1 + R2 ) R(R1 + R2 )
The eqn(9) shows that the output is weighted some of the inputs.
If R1 = R2 = R = Rf we get
V0=V1+V2
Subtractor:
• A basic differential amplifier can be used as a subtractor as shown in the above
figure. If all resistors are equal in value, then the output voltage can be derived
by using superposition principle.
52
V1 R
V01 = 1 + = V1 − − − − − − − − − −− > (1)
2 R
Similarly the output V02 due to V2 alone (with V1 grounded) can be written
simply for an inverting amplifier as
R
V02 = − V2 = −V2 − − − − − − − − − − − −− > (2)
R
Thus the output voltage Vo due to both the inputs can be written as
V0 = V01 + V02
V0 = V1 − V2
Thus the output voltage is the difference between the two inputs and hence it act as
the subtractor.
53
UNIT-III
APPLICATIONS OF OPAMP
Part – A
1. What is the need for an instrumentation amplifier?
In a number of industrial and consumer applications, the measurement of physical
quantities is usually done with the help of transducers. The output of transducer has to
be amplified So that it can drive the indicator or display system. This function is
performed by an instrumentation amplifier.
2. What is a sample and hold circuit? Where it is used?
A sample and hold circuit is one which samples an input signal and holds on to its last
sampled value until the input is sampled again. This circuit is mainly used in digital
interfacing, analog to digital systems, and pulse code modulation systems.
3. What is a comparator?
A comparator is a circuit which compares a signal voltage applied at one input of an
opamp with a known reference voltage at the other input. It is an open loop op - amp
with output ± Vsat .
4. What is a multivibrator?
Multivibrators are a group of regenerative circuits that are used extensively in timing
applications. It is a wave shaping circuit which gives symmetric or asymmetric square
output. It has two states either stable or quasi- stable depending on the type of
multivibrator.
54
55
Part - B
1. Draw and explain the working of Instrumentation amplifier using Op-Amp
and derive its output voltage equation.
• In a number of industrial and consumer applications, one is required to measure
and control physical quantities.
• Some typical examples are measurement and control of temperature, humidity,
light intensity, water flow etc. these physical quantities are usually measured
with help of transducers.
• The output of transducer has to be amplified so that it can drive the indicator or
display system.
• This function is performed by an instrumentation amplifier.
• The important features of an instrumentation amplifier are
high gain accuracy
high CMRR
high gain stability with low temperature coefficient
low output impedance
• There are specially designed op-amps such as µA725 to meet the above stated
requirements of a good instrumentation amplifier.
• Monolithic (single chip) instrumentation amplifier are also available
commercially such as AD521, AD524, AD620, AD624 by Analog Devices,
LM363.XX (XX -->10,100,500) by National Semiconductor and INA101, 104,
3626, 3629 by Burr Brown.
56
R2 1 R
V0 = − V2 + V1 1 + 2
R1 R R1
1+ 3
R4
+ R4
V = V1
R3 + R4
R 1 R1
V0 = − 2 V2 − + 1V1
R1 R R2
1+ 3
R4
R1 R3
For = we obtain
R2 R4
R2
V0 = (V1 − V2 )
R1
• In the circuit of figure 6(a), source V1 sees an input impedance = R3+R4 (=101K)
and the impedance seen by source V2 is only R1 (1K).
• This low impedance may load the signal source heavily.
• Therefore, high resistance buffer is used preceding each input to avoid this
loading effect as shown in figure 6(b).
• The op-amp A1 and A2 have differential input voltage as zero. For V1=V2, that is,
under common mode condition, the voltage across R will be zero.
57
=−
R1
(
R2 '
)
V1 − V2' ---------------->(1)
R2 2 R '
V0 = 1 + (V1 − V2 ) ----------------->(2)
R1 R
In equation (2), if we choose R2 = R1 = 25K (say) and R’ = 25K; R = 50Ω, then a
gain=1001
The difference gain of this instrumentation amplifier R, however should never
be made zero, as this will make the gain infinity. To avoid such a situation, in a
practical circuit, a fixed resistance in series with a potentiometer is used in place of R.
58
Applications:
• Temperature indicator
• Temperature controller
• Light intensity meter
2. With a neat circuit diagram, explain the working of Schmitt trigger using
Op-Amp. (May 2015)
Schmitt Trigger:
59
60
• Thus, if the threshold voltages Vut and Vlt are made larger than the input noise
voltages, the positive feedback will eliminate the false o/p transitions.
• Also the positive feedback, because of its regenerative action, will make V0
switch faster between +Vsat and –Vsat. Resistance Rcomp R1 || R2 is used to
minimize the offset problems.
• The comparator with positive feedback is said to exhibit hysteresis, a dead
band condition. (i.e) when the input of the comparator exceeds Vut its output
switches from +Vsat to –Vsat and reverts to its original state, +Vsat when the
input goes below Vlt.
• The hysteresis voltage is equal to the difference between Vut and Vlt.
Therefore
Vref = Vut – Vlt
Vref = R1
R1 + R2 [+Vsat -(-Vsat)]
3. With a neat circuit diagram explain the operation of R-2R D/A converter. (May
2015)
• An enhancement of the binary-weighted resistor DAC is the R-2R ladder
network. This type of DAC utilizes Thevenin’s theorem in arriving at the desired
output voltages.
• The R-2R network consists of resistors with only two values - R and 2xR.
• If each input is supplied either 0 volts or reference voltage, the output voltage
will be an analog equivalent of the binary value of the three bits.
• VS2 corresponds to the most significant bit (MSB) while VS0 corresponds to the
least significant bit (LSB).
61
Fig
ig 3.6 R-2R ladder type D/A circuit
Vout = - (VMSB
SB + Vn + VLSB) = - (VRef + VRef/2 + VRef/
ef/ 4)
• An alternative to the binary-weighted-input
bi DAC is the so-called
called R/2R DAC,
which uses fewer unique
nique resistor values.
• A disadvantage off the former DAC design was its requiremen
ement of several
different precise input
put re
resistor values: one unique value per binary
nary in
input bit.
• Manufacture may be si
simplified if there are fewer different resistor
resist values to
purchase, stock, and
nd sor
sort prior to assembly.
• Of course, we could
ld take our last DAC circuit and modify it to use a single input
resistance value, byy con
connecting multiple resistors together in series
eries
62
consider the effects of the virtual ground), and/or use a simulation program like
SPICE to determine circuit response.
• Either way, you should obtain the following table of figures:
63
64
• A comparison of the
he spe
speed of 8-bit tracking ADC and SAR type ADC
A is given
below, from the figure
igure it is noted that the conversion time of tr
tracking ADC
increases with the incre
increase in the number of bits. But the conver
onversion type of
SAR ADC remains constant
const irrespective of the number of bits used.
Fig 3.10
3. Second order LPF circuit
65
Rf
V0 = 1 + VB = A0VB
Ri
Rf
Where A0 = 1 + VB= voltage at node B
Ri
Apply KCL at node A
I1 = I2 + I 3
Let Y1 = 1/R, Y2 = 1 / R, Y3 = Y4 = SC
(Vi-VA) Y1 = (VA - VB) Y2 + (VA - V0) Y3-------------->(1)
Vi Y1 = VA (Y1 + Y2 + Y3) - VB Y2 - V0 Y3--------------->(2)
66
Vi Y1 =
V0
Y2 A0
[
(Y2 + Y4 )(Y1 + Y2 + Y3 ) − Y2Y3 A0 − Y22 ]
V0 Y1Y2 A0
=
Vi (Y2 + Y4 )(Y1 + Y2 + Y3 ) − Y2Y3 A0 − Y22
Vo Y1Y2 A0
=
Vi Y1Y2 + Y4 (Y1 + Y2 + Y3 ) + Y2Y3 (1 − A0 )
Replace Y1 = Y2 = 1/R and Y3 = Y4 = SC
V0 Ao
H (S ) = = 2 2 2
+ SCR(3 − A0 ) + 1
Vi S C R ---------------------------->(6)
From eqn.(6) it is noted that H(0) = A0 for S = 0 and H(∞) = 0 for S = ∞.
The transfer function of low pass second order hydraulic electrical and mechanical
system can be written as
A0ωh2
H (S ) = 2 ----------------->(7)
S + αωh S + ωh2
Where A0 = gain,
ωh = 1/RC = upper cutoff frequency in radians per seconds.
α = (3- A0) = damping coefficient
67
put S = jω in eqn.(7)
A0
H ( jω ) =
( jω / ω h )
2
+ jα (ω / ω h ) + 1
The normalized expression
n for LPF is
A0
H ( jω) = 2
S + αS n + 1
n
Filter Design:
1. Choose a value forr a high
hig cut off freq (fH ).
68
4. Finally, because of the equal resistor (R2 = R3) and capacitor (C2 = C3 ) values,
the pass band volt gain AF = 1 + RF / R1 of the second order had to be = to
1.586. RF = 0.586 R1 . Hence choose a value of R1 < =100kΩ and
5. Calculate the value of RF.
69
UNIT IV
SPECIAL ICs
Part - A
1. What are the applications of 555 Timer?
• Astable multivibrator
• Monostable multivibrator
• Missing pulse detector
• Linear ramp generator
• Pulse width modulation
• FSK generator
• Pulse position modulator
• Schmitt trigger
2. List the applications of 555 timer in monostable mode of operation
• Missing pulse detector
• Linear ramp generator
• Frequency divider
• Pulse width modulation.
3. List the applications of 555 timer in Astable mode of operation:
* FSK generator
* Pulse-position modulator
4. Define 555 IC?
The 555 timer is an integrated circuit specifically designed to perform signal
generation
and timing functions.
5. List the basic blocks of IC 555 timer?
• A relaxation oscillator
• RS flip flop
• Two comparator
• Discharge transistor.
6. List the features of 555 Timer?
• It has two basic operating modes: monostable and astble
• It is available in three packages. 8 pin metal can , 8 pin dip, 14 pin dip.
• It has very high temperature stability.
70
71
Part - B
1) Discuss in detail about Mo
Monostable multivibrator using 555 timer
er IC
Block Diagram of 555 Timer
er IC:
Fig
g 4.1 Block Diagram of 555 Timer IC
• From the above figure
figure, three 5k internal resistors act as
s voltage
vol divider
providing bias voltage
ge of 2/3 Vcc to the upper comparator & 1/3
/3 Vcc to the lower
comparator. It is possib
ossible to vary time electronically by applying
ying a modulation
voltage to the control
rol voltage
vol input terminal.
MONOSTABLE OPERATION:
ION:
Model Graph:
Vc = Vcc (1-e-t/RC
t/RC
) fffff. (1)
Therefore At t = T, Vc = 2/3
/3 Vcc
cc(1-e-T/RC)
2/3 Vcc = Vcc(1 or T = RC ln (1/3)
or T = 1.1RC
RC se
seconds ffff. (2)
If the reset is applied Q2 = OFF
OFF, Q1 = ON, timing capacitor C immediately
iately discharged.
The output now will be as in figure (d & e). If the reset is released
ed output
ou will still
remain low until a negative
e goin
going trigger pulse is again applied at pin 2.
73
Model Graph
The above figures show the 555 timer connected as an astable multivibrator and its
model graph
Initially, when the output is high :
• Capacitor C starts charging toward Vcc through RA & RB.
• However, as soon as voltage across the capacitor equals 2/3 Vcc. Upper
comparator triggers the FF & output switches low.
tc = ln 2(RA+RB)C ffffff.(1)
Where [ln 2 = 0.69]
= 0.69 (RA+RB)C
Where, RA & RB are in ohms. And C is in farads.
Similarly, the time during which the capacitors discharges from 2/3 Vcc to 1/3 Vcc is
equal to the time, the output is low and is given by,
tc = RB C ln 2
td = 0.69 RB C ffffffff.(2)
where, RB is in ohms and C is in farads.
Thus the total period of the output waveform is
T = tc + td = 0.69 (RA+2RB)C ff..(3)
This, in turn, gives the frequency of oscillation as,
f 0 = 1/T = 1.45/(RA+2RB)C fff(4)
Equation 4 indicates that the frequency f 0 is independent of the supply voltage Vcc.
Often the term duty cycle is used in conjunction with the astable multivibrator. The duty
cycle is the ratio of the time tc during which the output is high to the total time period T.
It is generally expressed as a percentage.
Pull-in time:
• The total time taken by the PLL to establish lock is called pull-in time. This
depends on the initial phase and frequency difference between the two signals
as well as on the overall loop gain and loop filter characteristics.
77
78
79
where
re V+ is Vcc.
• The output frequency
cy of the VCO can be changed either by (i)
i) R1, (ii) c1 or (iii)
the voltage vc at the
e mod
modulating input terminal pin 5.
• The voltage vc can
n be varied by connecting a R1R2 circuitt as shown
s in the
figure below.
• The components R1and
1and c1 are first selected so that VCO output
tput frequency
fr lies
in the centre of the op
operating frequency range. Now the modulating
modu input
voltage is usually varied from 0.75 Vcc to Vcc which can produce
duce a frequency
variation of about 10
0 to 1.
1
80
UNIT – V
APPLICATION ICs
Part - A
81
Sine adjust 1 14 NC
NC
Sine out 2 13
82
83
Part -B
85
87
• To decouple the input stage from the supply voltage +V, by pass capacitor in
order of micro farad should be connected between the by-pass terminal (pin 1)
& ground (pin 7).
• The overall internal gain of the amplifier is fixed at 50. However gain can be
increased by using positive feedback.
2. Draw and explain the functional diagram of 723 general purpose regulator
(April/May 2012), (Nov/Dec 2012), (Nov/Dec 2011)
Features of IC723:
i. Unregulated dc supply voltage at the input between 9.5V & 40V
ii. Adjustable regulated output voltage between 2 to 3V
iii. Maximum load current of 150 mA (ILmax = 150mA)
iv. With the additional transistor used, ILmax upto 10A is obtainable
v. Positive or Negative supply operation
vi. Internal Power dissipation of 800mW
vii. Built in short circuit protection
viii. Very low temperature drift
ix. High ripple rejection
The simplified functional block diagram can be divided in to 4 blocks.
i. Reference generating block
ii. Error Amplifier
iii. Series Pass transistor
iv. Circuitry to limit the current
(i) Reference Generating block:
The temperature compensated Zener diode, constant current source & voltage
reference amplifier together from the reference generating block. The Zener diode is
used to generate a fixed reference voltage internally. Constant current source will
make the Zener diode to operate at affixed point & it is applied to the Non – inverting
terminal of error amplifier. The Unregulated input voltage} Vcc is applied to the voltage
reference amplifier as well as error amplifier.
(ii) Error Amplifier:
Error amplifier is a high gain differential amplifier with 2 inputs (inverting & non
inverting). The Non-inverting terminal is connected to the internally generated
88
89
90
Pin description:
Pin 1 & Pin 12: Sine wave adjusts:
• The distortion in the sine wave output can be reduced by adjusting the 100KΩ
pots connected between pin12 & pin11 and between pin 1 & 6.
Pin 6 + Vcc:
• Positive supply voltage the value of which is between 10 & 30V is applied to this
pin.
Pin 7: FM Bias:
• This pin along with pin no8 is used to TEST the IC 8038.
91
92
With pin 7 & 8 connected to each other the output frequency is given by fo = RC 0.3
where R = RA = RB for 50% duty cycle.
(iv) FM Sweep input (pin 8):
• This input should be connected to pin 7, if we want a constant output frequency.
But if the output frequency is supposed to vary, then a variable dc voltage
should be applied to this pin. The voltage between Vcc & pin 8 is called Vin and it
decides the output frequency as, 1.5 Vin fo = C RA Vcc
• A potentiometer can be connected to this pin to obtain the required variable
voltage required to change the output frequency.
93
94
95
• Depending on the type of light source & detector used we can get a variety of
optocouplers. They are as follows,
(i) LED – LDR optocoupler
(ii) LED – Photodiode optocoupler
(iii) LED – Phototransistor optocoupler
Characteristics of optocoupler:
(i) Current Transfer Ratio (CTR)
(ii) Isolation Voltage
(iii) Response Time
(iv) Common Mode Rejection
Types of optocoupler:
(i) LED – Photodiode optocoupler:
• LED photodiode shown in figure, here the infrared LED acts as a light source &
photodiode is used as a detector.
• The advantage of using the photodiode is its high linearity. When the pulse at the
input goes high, the LED turns ON. It emits light. This light is focused on the
photodiode.
96
• In response to this light the photocurrent will start flowing though the photodiode.
As soon as the input pulse reduces to zero, the LED turns OFF & the photocurrent
through the photodiode reduces to zero. Thus the pulse at the input is coupled to
the output side.
97
• The collector current of phototransistor starts flowing. As soon as the input pulse
reduces to zero, the LED turns OFF & the collector current of phototransistor
reduces to zero. Thus the pulse at the input is optically coupled to the output side.
Advantages of Optocoupler:
• Control circuits are well protected due to electrical isolation.
• Wideband signal transmission is possible.
• Due to unidirectional signal transfer, noise from the output side does not get
coupled to the input side.
• Interfacing with logic circuits is easily possible.
• It is small size & light weight device.
Disadvantages:
• Slow speed.
• Possibility of signal coupling for high power signals.
Applications:
• Optocouplers are used basically to isolate low power circuits from high power
circuits.
• At the same time the control signals are coupled from the control circuits to the
high power circuits.
Optocoupler IC:
The optocouplers are available in the IC form MCT2E is the standard
optocoupler IC which is used popularly in many electronic application.
• This input is applied between pin 1& pin 2. An infrared light emitting diode is
connected between these pins.
• The infrared radiation from the LED gets focused on the internal phototransistor.
• The base of the phototransistor is generally left open. But sometimes a high value
pull down resistance is connected from the Base to ground to improve the
sensitivity.
• The block diagram shows the opto-electronic-integrated ciruit (OEIC) and the major
components of a fiber-optic communication facility.
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121