You are on page 1of 7

University of Technology and Education

Faculty of Electrical & Electronic Engineering

Lecture:
DIGITAL SYSTEMS
Chapter 2: Part 2
Combinational Logic Circuits

Nguyen Thanh Hai, PhD


1
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits

1 Algebraic Simplification
2 Designing Combinational Logic Circuits
3 Karnaugh Map Method
4 Enable/Disable Circuits
5 Basic Characteristics of Digital ICs

2
Assoc. Prof. Nguyen Thanh Hai
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits


Similar to normal “Don’t Care” Conditions
Karnaugh map, it is a little St A B C Y
bit different that when user 0 0 0 0 0
requires a logic circuit with
1 0 0 1 0
inputs and the output, in
2 0 1 0 0
which he/she can choose 
3 0 1 1 X  “don’t
the output with levels 1/0
4 1 0 0 X  care”
corresponding to the state
number and some state 5 1 0 1 1
outputs not to be chosen, 6 1 1 0 1
called X, it means that 7 1 1 1 1
he/she doesn’t choose, * In this case, states of (3,4)
called “don’t case”. have the outputs X, called 3
Assoc. Prof. Nguyen Thanh Hai “don’t case” 0/1
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits


C C C C
“Don’t Care” Conditions
AB 00 01 AB 0 0
A B C Y AB AB
02 x3 0 0
0 0 0 0 AB AB
16 17 1 1 YA
0 0 1 0 AB AB
x 4 15 1 1
0 1 0 0
0 1 1 X
 “don’t -x inputs can never occur

1 0 0 X  care” -x is arbitrary, 1 or 0
1 0 1 1
In this case, to simplify and
1 1 0 1 solve K-map, we can choose
1 1 1 1 x=0/1 so that the output
expression is minimum
4
Assoc. Prof. Nguyen Thanh Hai
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits


Example: Find the minimum
expression for designing a logic
circuit

5
Assoc. Prof. Nguyen Thanh Hai
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits

K-map with X “don’t


case” X=0/1 are chosen in K-
map to be minimum and
its output expression 6
Assoc. Prof. Nguyen Thanh Hai
University of Technology and Education
Faculty of Electrical & Electronic Engineering

Combinational Logic Circuits

The End

7
Assoc. Prof. Nguyen Thanh Hai

You might also like