2a 22 23 2a 27 28 29 ‘The minimum number of 2-input NAND gates required to implement the Boolean Function Z = 4 8 C,assuming that A, B and C are available, is (2) two (b) three (©) five (a) six The noise margin of a TTL gate Is about (@) 02v () o4v (9 ev @osv In Fig.2.3, A= 1 and B =1, the input B Is now replaced by a sequence 101010. the outputs x and y will be (a) fixed at 0 and 1, respectively * (b) x= 1010... while y (© x= 1010. (@) fixed at 1 and 0, respectively ATE Fos }——* An equivalent 2’s complerhent representation of the 2's complement number 1101 Is (a) 110100 (b) 001101 (@) 110111 (d) 1301 Two 2's complement number having sign bits x and y are added and the sign bit of the result is z, Then, the occurrence of averflow is indicated by the Boolean function (a) xyz (b) ¥¥z (c) R¥Z+xvz (d) xy + yz + 2% ‘The advantage of using a dual slope ADC in a digital voltmeter is that (2) Its conversion time Is small (b) its accuracy Is high (©) it gives output in BCD format (d) it does not require a comparator For the identify AB + AC +BC = AB + AC, the dual form is (a) (A+B)(A+C)(B~C)=(A+8)(A+C) (b) (Av 8)(a+E)(B+E)=(4+B)(A+C) (©) (A+B)(A+C)(B~C)=(A+B)(A+e) (d) AB+AT-B2aL 242 Fig.2.11 shows a — mod-K Sei nt ata I 1 (a) 1 1 Q I Q (b) 2 _ x 3 Ka mk a (dy 4 ak The current | through resistance r in the circuit shown in Fig.2.42 is The K-map for a Boolean function Is shown In Fig.2.13. The number of essential prime implicants for this function Is (a) 4 Yea ni (b) 5 or) sfo fa 6 @s oo] ofo fa nfrfefo]o wit lelfels15. The mod-5 counter shown in Fig. counts through states QQ = 000,001,010,011 and 100 (a) Will the counter lockout if it happen to be in any one of the unused states? (b) Find the maximum rate at which the counter will operate satisfactorily Assume the propagation delays of flip-flop and AND gate to be te and ts respectively. 1.10 The logical expression y = A+ Bis equivalent to (a) y= AB (b) y= AB dy +B (d)y= A+B 1.11 A Darlington emitter-follower circult Is sometimes used In the output stage of @ TTL gate in order to (a) increase its lo. (b) reduces its Loy (©) Increases its speed of operation (d) reduce power dissipation 1.12 Commercially available ECL gears use two ground lines and one negative supply in order to. (a) reduce power dissipation (b) increase fan-out (©) reduce loading effect, (@) eliminate the effect of power line glitches or the biasing circuit 2.10. ‘The minimized form of the logical expression ( (a) AC~at+78 (b) AC~BC~AB () Ac+8c~Aa (d) ABC +AB ABC - ABC ~ aBZ)is 2.11. For a binary half-sub-tractor having two inputs A and B, the correct sat of logical ‘expressions for the outputs D (=A minus B) and X (=borrow) are (a) 9 (b) 0 = AB+ ABs AB x = AB (@) D=AB+AB,x = AB2.12. The ripple counter shown in Fig.P2.12 works as a ct 12. _ 3 Q |_ A 8 1 «ott de cae (a) mod ~ 3 up counter (b) mod ~ 5 up counter (©) mod ~ 3 down counter (d) mod ~ 5 down counter ‘The circu dlagram of a synchronous counter Ie shown In Fig.P.11. Determine the sequence of states of the counter assuming that the initial state is "000". Give your answer in a tabulor” form” showing the present state api QrRVejyeI=KiNOULS—(JayKayJovJeyKJand — the next —_ state Qejnasy Sanna ejay FrOM the table, determine the modulus of the counter. LE | cock | Ina certain application, four inputs A, B, C, D (both true and complement forms available) are fed to logic circuit, producing an output F, which operates a relay. ‘The relay tums on when F{ABCD) = 1 far the following states of the inputs (ABCD):"0000", 0010, ‘0191 )OtFO= 1101" and ‘110°. States *1000" and ‘101° donot occur, and fr thelrofing sets, he lay 1 off Minimize F wth the help of a Kamaugh map ad realize it using 4 minimum number of 3 - input NAND gates.1.19, For the logic circuit shown in Fig.P1.19, the required input condition (A,B,C) to 27. 2.9. make the output (X) (2) 1,01 (b) 0,0, 4 () 14,1 (@) 4,4 +)» For the logic circuit shown in Fig.P2.7, the simplified Boolean expression for the output Y is (a) AxBec (b) A Bs ae ‘A sequential circuit using D flip-flop and logic and Y are the inputs and Z is the output. The circuit is —- D (a) S~R Flip-Flop with inputs X = Rand Y = § (>) S~R Flip-Flop with inputs X = S and Y = R (c) 1 -K Flip-Flop with inputs X (d) J ~ K Flio-Floo with inputs X = K and Jand Y= K21. In Fig.P2.11, the J and K inputs of all the four Flip-Flops are made high. The frequency of the signal at output ¥ is ow 4 a We Sh (a) 0.833 KHz (0) Lowe E ,.,,{o) 0.91 KHe (0) 0.77 kHe 2.41 In the TTL eeu n Flure 2.11, 5; to S are select lines and; and Kare Input lines: So and Xo are LSBs, The outa Ys (2) Indeterminate @) A08 (© 408 (© E(Re8)+c(A08) TTT ” OMe 4 ran2.12. The digital block in figure 2.12 fs realized using two positive edge triggered D- flip-flops. Assume that for t'< te, Q, = Qs =0. The circu in the digital block is given by: Lok Lees (a) Figure 2.12 (a) (b) Figure 2.12 (b) (©) Figure 2.12 (c) (d) Figure 2.12 (d) 11. For the digital block show ly 5 {fate output Y=1(5,$,5,S,) where S, is MSB and Sy is 188. "Vis glen” In” terms. "of” minterms ag 5 m(4,5,6,7,11,12,13,15) and tts complement is EM(0,2,3,4,8,9,10,14) (6) Enter the logical values in the given Kamaugh map [Fig.11(b)] forthe output ¥ (b) Write down the exprassion for ¥ in sum-of products from using minimum number of terms (0) Draw the circuit for the digital logic boxes using four 2-Input NAND gates only for each of the boxes. Si as » & siys(foo_on_ 110 overtat iGTAL Losic Logic4.10 If the input to the digital circuit (Figure 1.10) consisting of a cascade of 20 XOR- ‘gates is X, then the output Y is equal to Tope ape fa) 0 (b) 1 ® (ax 29. The gates G, and G. in Figure 2.9 have propagation delays of 10 nsec and 20 nsec respectively. IF the input V,'makes an abrupt change from logic D to 1 at time t= ty then the output waveform Ve Is poy a a (a) (b) : & u ob & u ee ATEFigure 2.10 has two CMOS NOR gates. This circuit functions as a: Ves ‘vs (output) ve JL (2) flip flop (b) Schmitt trigger (©) Monostable multivibrator (4) Astable multivibrator 2.42. If the input X,,X.,X,, eto the ROM in figure 2.12 are 8-4-2-1 BCD numbers, then the outputs YY. Yoare (2) aray code numbers (©) excess 3 code numbers (d) none of the above11 ‘The inputs to a digital circuit shown in Figure 9(a) are the external signals 4, 8 and C. wy ables a os aes s—| osm | ’ To é o: iio (AB and Care not available). The +5V power supply (logic 1) and the ground (logic 0) are also available. The output ofthe circuit is X = 2B+ ABT. (a) Write down the output, Mi ts canonical SOP and POS forms. oh (b) Implement the circuit ust Wo): multiplexers shown in Figure 9(b), where § is the data-select line, Dj and-Dyvare the input data lines and Y is the output lines. The function table for the multiplexer is given in table 9. It is required to dasign a binary mad-5 synchronous counter using AB flip-flops such that the output Q.0.0e changes as 000 > 001 > 010 .... and so on. The excitation table for the AB flip-flop is given in table 11. (a) Write down the state table for the mod-5 counter. (b) Obtain simplified SOP expressions for the inputs A:, Bs, A,, By, Ao and By in ferms of Q;, Qs, Qo and their complements. (©) Hence, complete the circult diagram for the mod-5 counter given In Figure 11 using minimum number of 2-input NAND-gate only. A Bl o oft o 1/3, 14 0] a, vy Atl] Eo Clack33. The circuit shown in figure has 4 boxes each described by inputs P, Q, Rand ‘outputs ¥, Z with Y=PaQ@R ue ouput The circuit acts as a (a) 4 bit adder giving P + Q (b) 4 bit subtractor-giving P - Q (0) 4 bit subtractor-giving Q- P (d) 4 bit adder giving P+ Q +R 54, If the functions W, X, ¥ and Z are as follows Then (a) W=Z,x=Z (b)W=ZXxX=¥ (OQ W=¥ (w= 55. A 4 bit ripple counter and a 4 bit synchronous counter are made using flip-flops having @ propagation delay of 10 ns each. If the worst case delay in the ripple counter and the synchronous counter be R and § respectively, then (a) R= 10s, $= 40n5 (b) R= 40s, $= 10.ns (©) R= 10ns, $= 305 (d) R= 30ns, $= 10ns ATE56. 58. 14. ‘The DTL, TTL, ECL and CHS families oF digital Ics are compared in the following 4 columns ” @ ® Fanout is minimum DIL DIL. TTL cmos Power consumption is minimum TTL CMOS ECL OTL Propagation delay is minimum CMOS ECL TTL TTL. ‘The correct column is (@) P (b) Q (OR @s ‘The circuit shown in figure converts inputs | + ba el: sb oureuts (a) BCD to binary code (b) Binary to excess ~ 3 code (c) Excess ~ 3 to Gray code (4) Gray to Binary code The range of signed decimal numbers that can be represented by 6-bite 1's complement number is (a) -31to +31 (b) 63 to +64 (c) -64 to 463 (a) -32 to +3416. 7. Bt 92 53, Choose the correct one from among the alternatives A,B,C,D after matching an Item from Group 1 with the most appropriate Item in Group 2. Group 1 Group 2 P. Shift register 1. Frequency division Q. Counter 2. Addressing in memary chips R. Decoder 3, Serial to parallel data conversion fa) P-3Q-2R-1 (b) P-3 Q-1.R-2 (© P-2Q-1R-3 (d) P-1.Q-2R-2 Figure shows the Intemal schematic of a TTL AND-OR-Invert (AOI) gate. For the Inputs shown in Figure, the output ¥ Is (a) 0 A. (b) 1 ® Dy (AB ) (d) 5 meee The minimum number of 2 to 1 multiplexers required to realize a 4 to 1 lexer Is (b) 2 3 a ‘The Boolean expression AC + BCis equivalent to (a) Ac4eb ac (b) BOs ac + 8 (0) AC + BC 480+ ABC (@) ABC + ABC + ABT + ABT 41001, 1001 and 111001 correspond to the 2's complement representation of hich one of the following sets of number? (a) 25, 9 and 57 respectively (b) ~6, 6 and ~6 respectively (©) -7,-7 and -7 respectively (d) -25, -9 and -57 respectively56. 58. 18. 19. In the modulo-6 ripple counter shown in Figure, the output of the 2-input gate Is used to clear the J-K flip-flops. 1 input The 2-input gate is: (@) ANAND gate (6) aNORgate —(c) anOR gate —_(d) an AND gate {A Boolean function f of two variables x and y is defined as follows: (0,0) = f(0,1) = f(4,1)=1; f(2,0) = 0 Assuming camplements of x and y are not available, a minimum cact solution for realizing f using only 2-input NOR gates and 2-input OR gates (each having unit cost) would have a total cost of (a) unit (b) 4 unit (© 3unit (d)2 unit Decimal 43 in Hexadecimal and BCD number system Is respectively (a) 82, 0100 0011 (b) 2B, 0100 0014 (©) 26, 0011 0100 (d) 82, 0100 0100 ‘The Boolean function f implemented in figure using two Input multiplexers Is c (2) ABC+ ABC (b) ABC + ABT53. The transistors used in a portion of the TTL gate shown in figure have [5=100. the base-emitter voltage of Is 0.7V for a transistor in active region and 0.75V for a transistor in saturation. If the sink current I=1mA and the output is at logic 0, then the current J, will be equal to sv sac ak (a) 0.65 ma (b) 0.70 ma (0) 0.75 ma (d) 1.00 ma 54. The Boolean expression for the truth table shown i alelcle ofojo ofolalo ofilolo ofifajt tfololo tfol[1fo tfifolt tfififo (a) B(A+C)\(A+T) (b) B{A+C)[A+c) (c) B(A+C\(A+c) (d) B(A+c)[A+C) 56. The present output Q,of an edge triggered 1K flip-flop is logic 0. If J=1, then aa (a) cannot be determined (b) will be logic 0 (©) wall be logic 1 (4) will race around57. Figure shows a ripple counter using positive edge triggered flip-flops. If the present state of counter is Q.QQ, = 011, then its next state (QQ) will be Ly L ux (a) 010 (b) 100 (c) tit (d) 101 13. The number of product terms In the minimized sum-of-product expression obtained through the following K-map is (where "d” denotes don’t care states) afolola o[dlolo ololala i1folols (a) 2 (8) 3 a4 (0) 5 43. Anew Binary Coded Pentary (BCP) number system Is proposed in which every digit of a base-5 number Is represented by Its corresponding 3-bit binary code. For example, the base-5 number 24 will be represented by its BCP code 010100. In this numbering system, the BCP code 100010011001 corresponds to the following number in base-5 system (a) 423 (@) 1324 (©) 2201, (0) 4231 45. For the circuit shown in figure below, two 4-bit parallel-in serial-out shift registers loaded with the data shown are used to feed the data to a full adder. Initially, allthe flip-flops are in clear state. After applying two clock pulses, the outputs of the full-adder should be sa ise Shit Registers lock as (8) S=0 (Qs (0) S= ATE neon48. A 4-bit D/A converter is connected to a free-running 3-bit UP counter, as shown in the following figure. Which of the following waveforms will be observed at V, ? == or . a fY os ve coh 2 cet 1 i or In the figure shown above, the ground has been shown by the symbol “Led cll ‘Ta Ail Tyg Wok GATE Chosroon Tpst Sepee DOP ois AE Foals ef poe a eee sesamin nes ue Seen fe ae aa inn fnew nara7, © © Two D-flip-flops, as shown belaw, are to be connected as a synchronous counter that goes through the following Ga, sequence 00-01-11 + 10 + 00-+ ‘The Inputs D, and D, respectively should be connected as boa oar a ATE x LS = a ck () @, and a, (©) B and @ © o {5 and49. The point Pin the following figure Is stuck-at-1. The output F will be D+ p> D SDpD-up ATE (a) ABC a _ (D) A 13. X = 01110 and Y = 11001 are two S-bit binary numbers represented in two's complement format. The sum of X and Y represented in two's complement format using 6 bits is: (a) 100111 (®) 001000 (©) 000134 (0) 101001 14. The Boolean function Y= B+ CDis to be realized using only 2-Input NAND. gates. The minimum number of gates required Is: (a) 2. (8) 3 o4 5 41. The Boolean expression Y=ABCD+ABCD+ABCD+ABT Dean be minimized to (A) Y-ABCO+ABC+A CTD (8) Y=4BCT0+ 8CD+ABCD (OQ ¥-AeCD+ BCD+ABCD (0) ¥-ABCD+ BCD+ABCD42. 43. ‘The circuit diagram of a standard TTL NOT gate is shown in the figure. When V, = 2.5V, the modes of operation of the transistors will be: Veo V ka, 300 40, ke (A) Q :reverse active; Q, :normal active; @, :saturation; Q, :cut-off (B) Q -reverse active; Q, :saturation; Q, :saturation; Q, :cut-off (©) Q snormal active; Q: :cut-off; Q, :cut-off; Q : saturation (D) Q :saturation; Q: :saturation; Q, :saturation; Q, : normal active In the following circu Xs given byA) X= (8) x ox (0) x= 44, The following binary values were applied to the X and Y inputs of the NAND latch shown in the figure in the sequence indicated below: X=0,Y= 1; X=0,¥=0; X=1¥=1. The corresponding stable P, Q outputs will be: (A) P=1,.Q=0; P=1,Q=00rP=0,Q=1 (@) P=1,Q orP=0,Q=1; P=0,0 (O P=1,Q=0; P=1,Q=00rP=0,Q=1 (0) P=1,Q P=1,Q=1 45. — For the circuit shown, the counter state (QQ, ) follows the sequence ee | {A) 00, 04, 10, 11, 00... (B) 00, 01, 10, 00, 01 .. (©) 00, 01, 11, 00, 01 (D) 00, 10, 11, 00, 10