You are on page 1of 2
Save trees use e-Question Paper Go green DOWNLOAD THIS FREE AT www.viuresource.com GAGS Sehene usw LT) 1 Third Semester B.E. Degree Examination, Dec.2016/Jan.20, Analog and Digital Electronics Time: 3 hrs Max. Mar Note: Answer FIVE full questions, choosing one full question. tui Module-1 1a. Explain the working of N ~ channel DE= MOSFET, withthe hy m ‘ox starts) ». With circuit diagram, explain aay two application of FET (oss) 6. How CMOS can be used as inverting switch? (o2 atarksy oR 2 a. Design a voltage divider bias network using a DEM@SEET Wig supply voltage Voo = 16V, Ings = 10mA and Vp = 5V to have a quiescent drain Of MHA and gate voltage of 4V. (Assume the drain resistor Ro to be four times thegource ror Rs and Ry = 1K), otherwise itis ‘0”. Cofiler the excess number in the input beyond “1011” as don’t care conditions for the ur variables. (ABCD) find the following i z (8 Marks) | Explain the performance parameters of Op ae 3 a FE 52 stniize we towing Doses nso Sp meted Tasos erd)= m6. 7-12, Ca) (oomansy i i Aiily tin be > Chay ar le age ten nici Sune nce i apession B64) 2.3, grog. 13.4, 13). iene) BH] 4 & Adisiatsysemistone ich the month ofthe years given as inputs our bit 7 fonme'The month nongastNgAecr gh ss 0000", February ar “000 and soy. The out i ote sem should UA” Mga we laps ot te mone comaiing 31 days oF 1) Write truth ble expression in SOP Bim and POS TIM form. ii) Using K =, he Boolean expression of canonical mini term form. iil) Using Basi nent logical circuit. cio mas) b. Whats is and explain static 0 and static ~ | hazard, (06 Marks) 2 ny reveling of dente, pea evar and xeon enc. 4218 0 we eae as mace, Imparame Not |. On completing our sve. Module-3 Sak Yhe following function sing 8:1 multiplexer fla, b, ¢,d)= 2m (0, 1 12,13) by Realize the following function using 3:8 decoder Fa, yo) = Em (1.2.3.4) fa, b,c) = Em(3, 5,7). (04 Marks) at iPiagnitude Comparator? Explain | bit magnitude comparator, (06 Maris) oR sign 7 ~ segment decoder using PLA, (08 mars) fferentiate between Combinational and Sequential cieuit, (04 Marks) lof? BRANCHES | ALL SEMESTERS | NOTES | QUESTON PAPERS | LAB MANUALS A Viuresource Go Green initiative Save trees use e-Question Paper DOWNLOAD THIS FREE AT www.viuresource.com Write VHDL code for given circuit, @ Fig Q6e) == Modute-4 7 a, Whatis Race around condition? With block diagram and truth table, JK master — slave flip ~ flop. . Explain Digital clock, with neat diagram. (04 Marks) 10a. Explain the Binary ladder with Di (06 Marks) ’b. Explain 2 bit simultaneous A/D (io Marks) 20f? BRANCHES | ALL SEMESTERS | NOTES | QUESTON PAPERS | LAB MANUALS A Viuresource Go Green initiative

You might also like