You are on page 1of 56

PIAGET

P09C1U
MV Build
2009/03/17

EE DATE POWER DATE


DRAWER
DESIGN
INVENTEC
CHECK TITLE
RESPONSIBLE PIAGET-UMA
SIZE = 3 VER : SIZE CODE DOC. NUMBER REV
FILE NAME : XXXX-XXXXXX-XX A3 CS 1310A2252201 A01
DATE CHANGE NO. REV P/N XXXXXXXXXXXX SHEET 1 OF 56
TABLE OF CONTENTS

PAGE PAGE PAGE


5- DC& BATTERY CHARGER 15- CLOCK_GENERATOR 35- KB & TP CONN
6- SELECT & BATTERY CONN 16- CPU-1 36- SPI & ACCELEROMETER
7- +V5A,+V3A & +V2.5S 17- CPU-2 37- HDD & ODD CONN
8- OCP 18- CPU-3 38- USB CONN
9- +VCC_NB & +V1.2A 19- CPU-4 39- TCM CONN
10- +VCC_CORE 20- THERMAL&FAN CONTROLLER 40- FLASH MEDIA CARD
11- POWER 21- DDR2-DIMM0 41- AZALIA CODEC
12- DDR2 POWER 22- DDR2-DIMM1 42- Earphone & MIC JACK
13- POWER(SLEEP) 23- DDR2-DAMPING 43- AUDIO AMP & HP CONN
14- POWER(SEQUENCE) 24- RS780-1 44- MDC CNTR
25- RS780-2 45- NIC GIGA LAN- CONTROLLER
26- RS780-3 46- NIC 10/100/1000- RJ45 CONN
27- RS780-4 47- MINICARD & BT CONN
28- CRT 48- NEW CARD
29- LED PANEL CONN 49- SIM CONN
30- SB700-1 50- Wireless SW & SW/B & LED/B CONN
31- SB700-2 51- SCREW
32- SB700-3 52- LED
33- SB700-4 53- Power Plane Cap
34- KBC 54- SW BOARD & LID Switch
55- ODD Extension Board
56- BLANK

INVENTEC
TITLE
PIAGET_UMA
Table OF Content
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 2 OF 56
Inventec Confidential AMD Griffin
DDR2(800MHz) DDR II _SODIMM0
Turion/Athlon/Sempron
S1g2 Socket 638-pin DDR2(800MHz) DDR II _SODIMM1
Hyper Transport
(20.8Gb/s)
LVDS Giga-bit LAN RJ45
LCM Marvell 8072
Clock Generator AMD PCIE0
ICS9LPR476E CRT CRT
RS780MN
PCIE2 MINI CARD
PCIE3 (WLAN)
(FCBGA)
PCIE PCIE CARD
HDMI USB1
CONN

ALINK
(5Gb/s/per lane)

MAIN BATT
SATA
(3Gb/s)
FIXED ODD
USB2.0 AMD
USB11 (480Mb/s)
Bluetooth SB700
System Charger & SATA
(FCBGA) (3Gb/s)
DC/DC System power HDD
USB0
Left Side Conn

USB2
Left Side Conn SM bus Accelerometer
LIS302DL
USB4
Right Side Conn LPC interface (33MHz)
USB5
Right Side Conn
Azalia interface
(24MHz)
USB3
4 in 1 Flash media
Slot ALCOR AU6433

USB7 MDC V1.5/V3 AUDIO CODEC KBC


CAMERA SPI SPI ROM
Vulcan ADI_1984A SMSC KBC1091 2MB

SIM USB6
WWAN

Keyboard TouchPad
RJ11 MIC Headphone Speaker
INVENTEC
TITLE
PIAGET_UMA
Block Diagram
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 3 OF 56
OCP OCP_OC#

+VBAT

+V5A +V5S
+VBATR
Adapter +V3A
5/3.3V
ADP_PRES +V5AL
(TPS51120) +V3S
KBC_PW_ON GMT
+V3AL +V2.5S
(G916)

LR +V0.9S

(G2997)
SLP_S3#_3R M_VREF

CHGCTRL_3 LR +V1.5S
Charger +V1.8
(APL5913)
(BQ24740) ADP_PRES V1.5S_PG
POWER_GOOD_3 +VCC_NB&+V1.2

SYS_PWRGD +VCCP
AC_AND_CHG
(TPS51124)
+V1.25S
POWER_GOOD_3

+V1.8 +V1.8S
DDR2 POWER
SLP_S5#_5R
(TPS51117)

V18_GOOD

+VCC_CORE
VCC_CORE
PWR_GOOD_3
NB_SKIP (MAX17009)

NBV_BUF +VCC_CORE_VDD1

SYS_PWRGD

INVENTEC
TITLE
PIAGET_UMA
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 4 OF 56
+VADP +VADPTR DC JACK
L502
8-
3.42(135mils) NFM60R30T222 3.42(135mils) JACK501
1 2 +VADPTR 1 +VADPBL +VBAT +VBDC
1
2 2 5-
5- 5-,6-
4 3 3 3 G G1
1 R520 4
C531 C532 4 G G2
220K_5% 1 C533 1 1 C534 1 7A(280mils)
2 10pF_50v 2 2 0.1uF_25V
2 10pF_50v ACES_91302_0047L_1_4P Q509
2 0.1uF_25V
1 S D 8
2 7
8- 3 6
BATCAL# +VADPBL 1 D7 4 5
G
D8 +VBAT +VBATR 7A(280mils)
C44 5-
B140_SMA 7A(280mils) 5- R514 2 RLZ18C AM4825P_AP
0.1uF_25V 1 2 7-,9-,10-,11-,12-,13-,29-,34-,53-
2 1
1 0.01_1% 1 R29 2
G
1 2 Q508 Q507 R16 3K_5%
8- 1 R557 2 1 2 1 S D 8 8 D S 1 1 R30 2 1 2 5- Kelvin sense
ADP_EN# S D
ADPDRV#
1 2 100K_5% 2 3 2 7 7 2
47K_5% 4.7K_5% C511
Q511 R48 3 6 6 3
D507 220K_5% 5 6 7 8
1SS355W 2N7002W 4 5 5 4 C43 1 2
G G 1 0.1uF_16V C30 +VBDCR
1 FAIR_FDMC4435BZ_8P 1 D
FAIR_FDMC4435BZ_8P 2 G
R28 1uF_25v FDMC8884
2
15K_5% P2U 1uF_25v
+VBDC
2 S Q6
R558 R515 5-,6-
1

1 2 6-,34-,45- 4 3 2 1
ADP_PRES 0.01_1%
R47 270K_5% 3.6A(140mils)
100K_1% P_CG_DH 1 L501 2 1 2
U503 PCMB0603T_8R2MS
2

+V3AL 2 28
+V5AL ACN PVCC
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- C31
5-,7- 3
1 5 6 7 8
8
ACP P2U
2 Kelvin sense
3 + 1uF_25v D
1 1 R561 2 5 G Q26
C510 C507 C508 C32 C504
2 - OUT
ACDET
26 FDMC8884
TI_LMV393IDGKR_SOP_8P 47K_5% 1 R560 2
HIDRV 1 1 1 1 C505 C506 1 1 1 1
9 S
4U508-A AGND
25
P_CG_PH 1 1 R524 R568
C503
22K_5% 300K_5% PH
C512 2 2 2 2 2 2 4.7uF_25v
4.7uF_25v4 3 2 1 2 2 0_5% 0_5%
2 1 13 27 2 1 0.1uF_25V 4.7uF_25v
R559 EXTPWR BTST 4.7uF_25v 2 2
4.7uF_25v
4.7uF_25v
1

24 1 3 0.1uF_16v 4.7uF_25v
R45 REGN
R44 16
8.25K_1% 11M_5%2 6-
SRSET C513 1 D506 C517
AC_AND_CHG 1uF_10V BAT54_30V_0.2A 0.033uF_16V
6
ACSET
2

23 2 P_CG_DL 1 2
2VREF LODRV
BQREF 8- 10
VREF
22
P2U
7-,14- +V5AL 1 R521 PGND
5-,7- 10K_5% 8-,13-,32-,34-,43-,45-,48- 8
SLP_S3#_3R IADSLP
8 SRP
19
5 + 2
+V3A 21
7
DPMDET
18
Kelvin sense
6 - OUT
7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- SRN
4
TI_LMV393IDGKR_SOP_8P LPMD
4U508-B BAT
17 C2O
1 CELLS 34- 20
CELLS Voltage sense
C538
1
1 C33 1
CHGEN 1 C516 1 C540
R46 7
14.3K_1% LPREF 2
2 2 0.022uF_16v Q510 3 11
VDAC
0.1uF_25v 2 2
D ISYNSET
14 1uF_25v 1uF_25v
1G 12
VADJ P2U P2U
S
15 29
2N7002W 2 IADAPT PowerPad
1 TI_BQ24740_QFN_28P
R523
100K_5%
+V3AL
2
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-

6-,34- 1
R43 2 8- Note:
+VADPBL CHGCTRL_3 I_SET
8- ICS
280K_1% R519 1 R512 1
5- 1
P2U high power trace
C539 8.2K_5% 8.2K_5%
R527 R528 +V5AL 1
1

1 2 1 2
R567 R562
100K_1% 1M_5% 5-,7- 2 1uF_6.3v 2 2
200K_1% 2
20K_5%
1 CN502
1 1
2

BAT_AMBERLED# 34-
1 R564 34- 2 2 G G1
R522 BAT_GRNLED# 3 3
2 C515
1 2 453K_1% LIMITSIGNAL 8- G G2
2
0.1uF_16v 100K_5% ACES_87213_0300N_3P

R563 C5351 1 C537


34- 1 2
+VBDC VCTRL_3
422K_1% 1uF_6.3v 2 2
5-,6- 5- ADPDRV# P2U 100pF_50v Battery Charge LED CONN
U504
5 Q506 3
1 + D P2U 1 R565
1
Layout Rule
4 1G
1 R526 2 3 - OUT C536 1 1M_1% R566 1>Noisy Driver(BST,DH,DL&SW node) keep trace short and wide
S

100K_1% 2 2N7002W 2 1uF_6.3V


2
24.9K_1% 2>Don’t route sensitive signal(Voltage&current sense, FB, REF, AGND...) close noisy driver area
2
2
1 1
C514 3>Layout Vout sense connect to output terminal

R529
TI_LMV331IDBVR_SOT23_5P
2
0.1uF_16V
4>Layout Kelvin sense as a differetial pair to device
INVENTEC
223.7K_1% TITLE
R530
1 2
PIAGET_UMA
24K_1% DC & BATTERY CHARGER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 16-Mar-2009 SHEET 5 OF 56
+V3AL +V3AL
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-

1 R503
1 1 1 10K_5%
R510 R509 R511
+VBDC +VBDC 10K_5% 100K_5%
10K_5% 2
5- 2 2 2 6CELLSEL#
PAD501 7A(280mils) CN501
1
+V3AL 34- 1 R501 2 2
1
POWERPAD_2_0610 SDA_MAIN 1 R502 2
2
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- SCL_MAIN 34- 100_5% 3
3
4
100_5% 34- 1 R504 2
4
5 G1
5 G
1K_5% 6 G2
1 THM_MAIN# 6 G
1 C4 +V3AL
R3 0.047uF_16v 1 C502 1
470K_5% 2 +V3AL 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- 470pF_50v
2 2 2
5 U501 C501
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
2 4 0.1uF_25V
SYN_081006_TK001_6P
C19 3 74HC1G14GV 1 R516
3
5-,34-
1 R15 2 1G
D
Q5 220K_5% 1 1 1
CHGCTRL_3 2N7002W 1 R506
1 2 1K_5% S
D503 D502 D504
2 10K_5% 2 3 3 3
1000pF_50V
2
1
Q502 2 2 2
1 5- 2 3 1 R517 2 34-
D6 R14 AC_AND_CHG S D BATCON
470K_5% 0_5% DIODE_BAV99 DIODE_BAV99 DIODE_BAV99
1SS355W 2 2
2N7002W G
1

ADP_PRES 5-,34-,45- EMI SOLUTION

INVENTEC
TITLE
PIAGET_UMA
SELECT & BATTERY CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 6 OF 56
+V5AL
5-,7-

1 R709
100K_5%

2 Q526 1
2 G1 S1
6
Q531 3 D1 3
R743 D D2
KBC_PWR_ON 34- 1 2 1G 5 G2
30K_5% S S2 4
1 2N7002W 2 2N7002DW 1 1
C798
R711 1
R716 R712
200K_5% 2 71.5K_1%
2 0.1uF_16v 2 2 61.9K_1%

P2U P2U
51125GND 51125GND 1 R710 2 1 R683 2
2 R715 1 2 R714 1
2VREF 10K_1% 15.4K_1%
6.8K_1% 10K_1%
+V3AL 5-,7-,14-
P_5A_FB 51125GND C772
P2U 5-,6-,8-,30-,32-,34-,35-,36-,47-,50- 1 2
C2O
51125GND 0402_OPEN
C774 P_3A_FB
C2O 1 2
0402_OPEN C773 1 R684 2 C752 0.1uF_16v
1 P2U
0_5% P2U 1 2
2 0.22uF_6.3V
1 R713 2
C750 +VBATR
0_5% 3A(120mils)
P2U1 4.7uF_25v 5-,7-,9-,10-,11-,12-,13-,29-,34-,53-

25

6
5
4
3
2
1
C775 C751

TML

ENTRIP2
VFB2
TONSEL
VREF
VFB1
ENTRIP1
2 10uF_6.3v 51125GND 4.7uF_25v
1 1 1 1
7 24 C139 +V5A
C756 P2U 8
VO2 VO1
23 1 R682 232-,34- 56 78
2 2 2 2
R687 VREG3 PGOOD RSMRST# 2200pF_50V_OPEN 9-,10-,11-,12-,13-,38-
1 2 9 22
VBST2 VBST1 33_5% D C138
2 1 0_5% P_3A_DH 10
DRVH2 U517 DRVH1
21 P_5A_DH G 0.1uF_25V_OPEN
0.1uF_16v P_3A_LL 11 20 P_5A_LL
LL2 LL1 5A(200mils)
+VBATR
P_3A_DL 12
DRVL2 DRVL1
19 P_5A_DL

SKIPSEL
2A(80mils) S FDMC8884 Q518

VREG5
VCLK
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- PAD5

GND
EN0
4 3 2 1

VIN
2VREF 1 L13 2
+V3A

13
14
15
16
17
18
8 76 5 TI_TPS51125_QFN_24P POWERPAD_2_0610
5-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- 5-,7-,14- CYNTEC_PCMC063_3R3
5 6 7 8
D +VBATR 1 1 1
6A(240mils) G 5-,7-,9-,10-,11-,12-,13-,29-,34-,53- D
R708 2 C140
FDMC8884 G Q543 0402_OPEN C201
S FDMC8296 330uF_6.3V 1uF_6.3v

2
Q527 S
1 2 34 1
PAD6
1 L18 2 +V5AL
4 3 2 1 2
POWERPAD_2_0610
CYNTEC_PCMC063_3R3 C776 5-,7-
C771
1
4.7uF_25v
0402_OPEN
R747 8 7 6 5 1 1 1
0402_OPEN P2U 1
2 2 2 C166
D
2 C754
2

Q542 G 2200pF_50V_OPEN 1 C753


C202 1 1 1 FDMC8296 10uF_6.3v 4.7uF_25v
2
S
1uF_6.3v 2 2
2 C799 +V3S 200mA
C169 0402_OPEN 1 2 3 4 C167 +V2.5S
220uF_6.3V 0.1uF_25V_OPEN 8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
18-

U513
ANPEC_APL5315_12BI_TRL_SOT23_5P
3 4
VIN VOUT

1 1 R655 2 1 5
1 R634
SHDN SET
C671 22K_1%

GND
10uF_6.3v 2 10K_5%

2
2
C618

2 1
1 R635 10uF_6.3V
10K_1%

INVENTEC
TITLE
PIAGET_UMA
+V5A,+V3A&+V2.5S
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 7 OF 56
+V5S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- +V3S

7-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

U505
R531 1 1IN+
ICS 5-
1 2
Vcc+ 5 +V5S
10K_5%
2 GND 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

3 1IN- OUT 4 R534


10K_5%
TI_LMV321IDBVR_SOT23_5P
1 R574 2

1
1
1 2 R535
BQREF 5-
330K_5% 1 R538
1 2 100K_5%
R25 C28 R572 133K_1% 2 1
165K_1% 0.22uF_10v 8 10K_5%
1 R26 1 3 + U506-A 2
2
1 R533 2K_1% 2
105K_1% OUT 1 8
U506-B
C518 2 - 5 +
0.1uF_16V AS393MTR_E1 7
2
2
4 6 - OUT
AS393MTR_E1
4
1SS355W 2 1 R537 1 R536 2
1
80.6K_1% C519 604K_1%
2 0.027uF_10v
D4 1
2

1 R11 2
3.9K_5%
5-
1SS355W D509 9-,10-,11-,14-
I_SET PWR_GOOD_3
2 1
D5 3
R27 Q9 R13 1 R575
1 2 2 3 2 1 1 2 B
C
Q4 1 218-,20-
LIMITsignal S D PROCHOT#
5-,8- 100_5% 100K_5%
E D_MMST3904 0_5%
G 1SS355W 1 R12 2
BSS84_3P 1 C18
1 3.9K_1% Q512 3
D

2 1G
3900pF_16v 2 S

2N7002W 2
VBIAS 8-

+VADP +VADP
5-,8- 5-,8-

2 1 R37
R42 +V3AL
1_5%
22.6K_1% 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
1 2

C541
1
1 R39 1 R569
10K_1% 2 10K_5%
1uF_25v

2 2

8
3 + U509-A
LIMITsignal 5-,8- ADP_PWRID
1 34-
1 R41 2 - OUT 5-,13-,32-,34-,43-,45-,48- SLP_S3#_3R
182K_1% AS393MTR_E1 +V3AL
4
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- 1
2 5-
BATCAL#
R40 R34
1 2
100K_5%
1M_5% 2
8- 3
+VADP VBIAS
1 B C Q10
1 R38
5-,8- 1
E D_MMST3904
10K_1% 2
R35
1 1
2
1 R573 10K_5%
1 2 R571 2
R36 1M_5% 47K_5%
29.4K_1% 2 2
2
R532 34-
220K_5% ADP_EN
8
5 + U509-B 3
7 D508 1G
D

1 OUT Q11
6 - 1 2
AS393MTR_E1 S 2N7002W
4 1SS355W 2
2 R570 1
10K_1% 5-
ADP_EN#
R525
220K_5%
2

INVENTEC
TITLE
PIAGET_UMA
OCP
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 8 OF 56
P_1.2S_FB

P_VCCNB_FB
+VBATR
+VBATR C792 5-,7-,9-,10-,11-,12-,13-,29-,34-,53-
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 0.1uF_25V_OPEN C793
1 R698 2 2 R696 1
4.7uF_25v 1A
0_5%_OPEN 0_5% C763
C744 1
5 6 78 1 1 1
2200pF_50V_OPEN
1A P2U D
2 2
24.7uF_25v
2

1
C747 C104 51124GND G +V1.2S

VO2

VFB2

TONSEL

GND

VFB1

VO1
Q521 C791
+VCC_NB
0.1uF_25V_OPEN 1 1 1 C103
1 25 FDMC8884
11-,15-,18-,19-,27-,30-,31-,53-

8 7 6 5 GND S 2200pF_50V_OPEN
27-,53- 4.7uF_25v
2 2 2 4.7uF_25v
2 7
PGOOD2 PGOOD1 24 R674 2 1 0_5% V1.2S_PG
D 4 3 2 1
8-,9-,10-,11-,14-
2
R672
110K_5% 0_5% 8-,9-,10-,11-,14- 7A(280mils)
G Q517 PWR_GOOD_3 8
EN2 EN1 23 R673 2 1
PWR_GOOD_3
10A(400mils) FDMC8884 C745 PAD3
S 1 R679 2 9
VBST2 VBST1 22 R675 1 2 0_5% C741 1 L11 2
1 2 3 4 P2U 1 2 0_5% P2U 1 2 0.1uF_16v P_1.2S_DH
PAD1 L7 P_VCCNB_DH 0.1uF_16v 10
DRVH2
U516 DRVH1 21 PCMC063T_1R5MN C2O POWERPAD_2_0610
1 2
C2O 11 20 P_1.2S_LL P2U
POWERPAD_2_0610 PCMB104E_2R2MS 19 8 7 6 5 LL2 LL1 1
P2U P_VCCNB_LL P_1.2S_DL
5 6 7 8
R695 1 C764
D 12 DRVL1 19
1 DRVL2 1
R700 1 G P_VCCNB_DL C746 D 330uF_2.5V
C82 Q516 1 2

PGND2

PGND1
R694

V5FILT
R657 2 Q545 G 6.49K_1% 0402_OPEN

TRIP2

TRIP1
10K_1% 2

V5IN
FDMS8660S 1
0402_OPEN S
2 FDMC8296 0402_OPEN
2
2 330uF_2.5V 1000pF_50v S 2
C106
1 1 2 3 4

13

14

15

16

17

18
TI_TPS51124RGER_QFN_24P 1 2
2 4 3 2 1 1 R697
2 C762
C694 10K_1%
R699 0402_OPEN
0402_OPEN
23.2K_1% +V5A 2
1

7-,9-,10-,11-,12-,13-,38-
R701
226K_1% 2 51124GND
1
1 R677 2
P2U
10_5%
2
1 1
R678 R676 C765 C743 C742
1 1 1

51124GND
2 2 2
2 5.1K_1% 27.5K_1% 1uF_6.3V 4.7uF_6.3v 0.1uF_16V

R702 R703
1 2 1 2 26- STRP_DATA
16.2K_1% 5.1K_1% 2
R704
1 1 2K_5%
C766 C767
2 2 1 STRP_DATA +VCC_NB
0.0015uF_50V 4700pF_25v
51124GND
0 1.1

1 1.0

+V3A
5-,7-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-

+V5A 1 1A(40mils)
+V1.2A
7-,9-,10-,11-,12-,13-,38-
2 C160
10uF_6.3V 31-

6
U7 VCNTL
1
7 5
POK VIN R129
VOUT
3 5.36K_1%
4 2
VOUT
1 R106 2 8 2
EN FB
1 10K_5% VIN GND 1 1

2 C161 9 1
2 C159 R130
0.1uF_16V 10uF_6.3V 10K_1%
2

ANPEC_APL5930KAI_TRL_SOP_8P

INVENTEC
TITLE
PIAGET_UMA
+VCC_NB & +V1.2A
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 9 OF 56
Ensure trace/via isolated other signal
Kelvin sense
+VBATR
(Should routed in 5/5/5 pair and need to
have 10mil clearance to other traces.) 5-,7-,9-,10-,11-,12-,13-,29-,34-,53-
To put resistors near switching power source
P2U
+VCC_CORE C545 3A(120mils) C530 0.22uF_10v
0.1uF_25V_OPEN 1 2
10-,19-,53- 1
P2U 1 R32
1 R551 2 1 1.5K_1% 1 1 1 C38 1 C547 1 C546 C520 R583 R584
Routing differential pair type 1K_5% 1 2 1 2
R556 C529 1000pF_50v 5 6 7 8 2 2 2 2 2 2
1 2 2 4.02K_1% 10K_1%_THER_NTC
51_5% 47uF_25V 1 C35
Kelvin sense 2 D
100_1% R554 R552 1.2K_1% 32-,34- SB_PWRGD G
COREFB Q514 C36 4.7uF_25v 2 220pF_50v
1
18- 2 1 2 1
R553 100_1% FDMS8692 2200pF_50V_OPEN 4.7uF_25v R582 +VCC_CORE
18- S 4.7uF_25v
COREFB#
2 1 2.4K_1% 10-,19-,53-
1
4 3 2 1 2 P2L
R555 C23 P_VCORE_DH L1 18A(power plane)
51_5% 1 1 2
1 R19
2 0.0047uF_50v C528
2 1 2
ETQP4LR45XFC
0.0047uF_50v 0_5% 1 R581
2
1 R20 2 5 6 7 8 0402_OPEN
+V3S C50 1 1
0_5% 1
MAX17009 MAX17009 D D10
7-,8-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 2
MAX17009 Q12 G SBR3U40P1
1 R550 FDMS7660 2 2 C561
2 C558 330uF_2V_6mR
4.7K_5% C24 S 2 1 330uF_2V_6mR
0.1uF_16v
1 2
2 4 3 2 1 0402_OPEN
SYS_PWRGD 11-,34- P2U
MAX_MAX17009GTL+_TQFN_40P C37
1 R21 1

40
39
38
37
36
35
34
33
32
31
NBV_BUF 11- +V5A
4.7_5%

GNDS1
FBDC1
FBAC1
OPTION
PGD_IN
CSN1
CSP1
PRO#
VRHOT#
DH1
R549 100_1% 2
PWR_GOOD_3 8-,9-,11-,14- 1 2 7-,9-,10-,11-,12-,13-,38- 4700pF_25v
41 MAX17009 2
R548 36.5K_1% TMLPAD
P2U 1 2 1
PERGD LX1
30 P_VCORE_LX
P_VCORE_REF 2 29
NV_BUF BST1
3
SHDN# VDD1
28 P_VCORE_DL
R547 C526 4 27
REF DL1
1 2 1 2 0.22uF_6.3v 5
ILIM U507 GND1
26
R22
100K_1% 1 2 R546 6
OSC GND2
25 2 1
154K_1% 1 2 R545 7
TIME DL2
24 P_VCORE1_DL2 P2U 0_5%
CPU_SVC_R 18- 121K_1% 8 SVC VDD2
23
CPU_SVD_R 18- 9 22
SVD BST2 +VBATR
10 21
THRM LX2
GNDS_NB

NBSKP# C40 MAX17009


1 1 R23 1 5-,7-,9-,10-,11-,12-,13-,29-,34-,53-
GNDS2

3A(120mils)
FBDC2
FBAC2

C527
VDDIO

P2U
CSN2
CSP2
VCC

DH2
1000pF_50v 2 4.7_5% 2
+VCC_CORE_VDD1 4.7uF_6.3V C544
MAX17009 0.1uF_25V_OPEN
11
12
13
14
15
16
17
18
19
20

2
10-,19-,53-
P2U 1 C41 1 C542 1 C543 1 1
1 C524 1 C42
R540 5 6 7 8
+V1.8 1 C26 2 2 2 2 2 2200pF_50V_OPEN
51_5% 0.0047uF_50v 2
D
2 4.7uF_25v
2 MAX17009
11-,12-,13-,18-,19-,20-,21-,22-,23-,53- 0.1uF_16v G Q513
4.7uF_25v +VCC_CORE_VDD1
FDMS8692
MAX17009 S
4.7uF_25v
10-,19-,53-
Kelvin sense L2
18- R543 2 1 100_1% P_VCORE1_DH2 4 3 2 1
VDD1_FB#
R541 ETQP4LR45XFC 18A(power plane)
18- 2 1 P2U R542 2 1 1.2K_1% P_VCORE1_LX2 1 2
VDD1_FB
100_1%
1 R539 C525 1 P2L

Ensure trace/via isolated other signal


1000pF_50v
51_5% C521 1 2 5 6 7 8 R580 1 1 R33 R577
R544 2 1 1.5K_1% 0402_OPEN 1K_5% 2.4K_1%
2 1 2 D 1 2
0.0047uF_50v G 1 R578 2 1 R579 2 1 1
Q13 2 2
FDMS7660
C51 C560
P2U S C554 4.02K_1% 10K_1%_THER_NTC
MAX17009 1 R24 2 2 1 1 2 2
NB_GNDS D9 C557
4 3 2 1 330uF_2V_6mR
10_1% SBR3U40P1 0402_OPEN2 2
220pF_50v
NB_SKIP#
330uF_2V_6mR
11-

1 C25 C522 P2U


2 1000pF_50v 1 2
Kelvin sense 0.22uF_10v

+V5A
(Should routed in 5/5/5 pair and need to C39
MAX17009 1
2 R5767-,9-,10-,11-,12-,13-,38-
1 have 10mil clearance to other traces.)
2
10_5% 4700pF_25v

1
C523
2 1uF_6.3V
P2U

MAX17009
INVENTEC
TITLE
PIAGET_UMA
+VCC_CORE
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 16-Mar-2009 SHEET 10 OF 56
R728
2 1 10-,11-,34- SYS_PWRGD
0_5%

C789 P2U
1
P2U C821
2 1uF_6.3V
+V5A 2 1
8-,9-,10-,11-,14-
U518 1000pF_50V
1 R729 2 1 14
1
7-,9-,10-,11-,12-,13-,38- P2U PWR_GOOD_3 EN PGOOD
8792GND R725
2 13
0_5% VDD VCC
1 C788
3
DL SKIP
12 10- NB_SKIP# 80.6K_1%
P_CORENB_LX 4
LX REF
11 2
2 5 10 R724
P2U C761
R693 DH REFIN
1uF_6.3V 2 1 6 9 1 2
+VBATR BST ILIM
0_5% 2 1 7
TON FB
8
1 R726 0402_OPEN
5-,7-,9-,10-,12-,13-,29-,34-,53- 0.22uF_16v TML-PAD
15 P2U
1A 0402_OPEN
2 R692 1
MAX_MAX8792ETD+T_DFN_14P
100K_1% 2
C129 C128 1 R727 2 10- 8792GND
1 1 1 C127 1 R731 2
NBV_BUF
0.1uF_25V_OPEN 1 0_5%
+VCC_CORE_NB 4.7uF_25v 2 2
2 4.7uF_25v 0_5% 1 C790 R730
P2U
19- 2 100pF_50v 0402_OPEN
2
8792GND

2A(80mils) Q520
R691 D1 1 8792GND 8792GND
PAD4 0402_OPEN 2
2 L12 1 5 S1_D2 G1 8 P_CORENB_DH
6
POWERPAD_2_0610
CYNTEC_PCMC063_3R3
7
1 1
G2 3 P_CORENB_DL
4 S2

C130 P2L
2 2 R722 1 2 R723 1 FDS6900AS
220uF_2.5V 2
1.5K_1% 5.76K_1% 1

C787 C760 2 P_CORENB_FB


2 1 0402_OPEN
0.22uF_16V
P2U

+V1.2S +V1.1S
+V1.5S
9-,15-,18-,19-,27-,30-,31-,53- 24-,25-,26-,27-,53-
48-
1 C107
4.7uF_10v PAD2
2 1A
POWERPAD_2_0610
+V5A
+V1.8
7-,9-,10-,11-,12-,13-,38- 1
Q16 3A(120mils)
10-,12-,13-,18-,19-,20-,21-,22-,23-,53-
1 R103
C739 8 D S 1
7 2 +V5A U4 9.1K_1%
0.1uF_16V 1
2 6 3 R102 9 2
7-,9-,10-,11-,12-,13-,38- GND 1
U515 5 G 4 0_5% 1 8
R75 1 2
POK GND C132
1 6 2 7
PWR_GOOD_3 8-,9-,10-,11-,14-
EN VCC FDMC8296 4.12K_1% PWR_GOOD_3 EN FB 10uF_6.3V
3 6
1 VIN VOUT 2
2 5 2 8-,9-,10-,11-,14- 4 5
GND DRI C105 VCNTL NC

3 4 1 R671 2 10-,11-,34- 220uF_2.5V ANPEC_APL5910KAI_TRL_SOP_8P


FB PGOOD SYS_PWRGD 2
1
0_5% R104
RICH_RT9194PE_05P_SOT23_6P 1 1 C133
C482 1 C284 1 10K_1%
R76 10uF_6.3V
0.1uF_16V 2 0.1uF_16V 2 2 2
10K_1%
2

INVENTEC
TITLE
PIAGET_UMA
POWER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 11 OF 56
+VBATR
5-,7-,9-,10-,11-,13-,29-,34-,53-

+V1.8
10-,11-,13-,18-,19-,20-,21-,22-,23-,53-

+V5A 2A(80mils)

7-,9-,10-,11-,13-,38-

1
5 6 7 8 1 C777 1 C164 1 C163 1 C778
R688 2200pF_50V_OPEN
2 2
2 4.7uF_25v 2
4.7uF_25v
200K_5% D
1 R668 2 2 G
10_5% Q27 0.1uF_25V_OPEN
U514 S 8A(320mils)
FDMC8884
1 14
OVP TON
17 1 R689 2 C757 4 3 2 1
BST
DH
15
0_5% 1 2 P_1.8_DH R86
V18_GOOD 13- 2 0.1uF_16V 0402_OPEN PAD502
1 L519 2
PGOOD1 P2U
3 16 P_1.8_LX
PGOOD2 LX
PCMC063T_1R5MN 1
19 18 P_1.8_DL 5 6 7 8 POWERPAD_2_0610
VDD DL 1 R686
20 P2L
PGND1 1 R109 P2U
D
G 8.45K_1% 1
CSH
13 9.09K_1% 2
23 12 2
VCC CSL
S 2
21 11 P_1.8_FB 1C114 2
AGND FB Q23 R110 C759
4 3 2 1 1 2
2 330uF_2V_9mR_Panasonic
4 C758 P2U FDMC8296 0402_OPEN 1.3K_1%
R667 STDBY 1 +V0.9S 1
SLP_S5#_5R 1 2 24 9 2
22
SHDN VTTI M_VREF C755 R685
13- 0_5% SKIP 19-,23-
10K_5%
PGND2
7 1uF_6.3v 21-,22-
10 8 1 2 2
REFIN VTT
5
VTTS 0.22uF_16V
P2U 25 6
GND VTTR
C736 Kelvin sense
1 C735 1
MAX_MAX17000ETG+_TQFN_24P
1uF_6.3V 2
2 1uF_6.3v P2U
1 1 C733 17000GND
C734 1 C115
2 2 VTT IN
2 R690 1 10uF_6.3V
10uF_6.3V 2 0.033uF_16V
0_5%

17000GND

17000GND

NOTE: DDR2 REGULATOR

INVENTEC
TITLE
PIAGET_UMA
DDR2 POWER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 12 OF 56
+V5S +V3S
8-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- 7-,8-,10-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
+V5A
7-,9-,10-,11-,12-,13-,38- +V3A
5-,7-,9-,14-,31-,32-,33-,35-,45-,47-,50-,53-
+V1.8 +V1.8S
10-,11-,12-,18-,19-,20-,21-,22-,23-,53- 14-,18-,24-,26-,27-,32-,53-

4A(160mils) 4A(160mils)
Q525 Q538 Q22 2A(80mils)
6 D S 4 6 D S 4 6 D S 4
5 5 5
1 C770 1 1 C134
2 2 2
1 G
3 2 1 G
3 1 G
3
10uF_6.3v C203 2 10uF_6.3v
FDC655BN FDC655BN 2 100uF_6.3V FDC655BN 1 C135
C831
2
GATE_5S
13-
1 2 1000pF_50v
1000pF_50V_OPEN GATE_3S
13-
1 13- 1 1
R707 GATE_5S R806 R105
47_5% 47_5% 47_5%
2 2 2

Q524 3 Q539 3 Q519 3


D D D
1G 1G 1G
S S S
2 2 2
SSM3K7002F SSM3K7002F SSM3K7002F

13-,14-,28- SLP_S3_5R

+VBATR +VBATR +V5A


5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 7-,9-,10-,11-,12-,13-,38-

1
1 E R100
R744 BB E Q530 +V5A
10K_5%
100K_5% C D-MMST3906 2 7-,9-,10-,11-,12-,13-,38-

2 C Q18 3 1
13-
1 R148 2 32-,38- 1G
D
R101
GATE_5S SLP_S5#_3R
1 100K_5% S 3K_5%
1 C189
R745 SSM3K7002F 2 2
1
470K_5% 12-
SLP_S5#_5R
2 2 2200pF_50v R147
20K_5% Q19 3
13-,14-,28-
SLP_S3_5R 2 D
13- 1G
12- 1 R149 2 45-
V18_GOOD Q532 3 GATE_3S S SLP_S5_FPR
5-,8-,32-,34-,43-,45-,48-
1 R746 2 1G
D 470_5% SSM3K7002F 2
SLP_S3#_3R
4.7K_5% S

1 R818 SSM3K7002F 2
Q529 3
D
1G
100K_5% S
2
SSM3K7002F 2

INVENTEC
TITLE
PIAGET_UMA
POWER(Sleep)
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 13 OF 56
+V3S
7-,8-,10-,13-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
1 R202 2
1M_5% +V3A
5-,7-,9-,13-,31-,32-,33-,35-,45-,47-,50-,53- 1
R205
+V1.8S 1.2K_1%
13-,18-,24-,26-,27-,32-,53- 2
R200 U13
20K_5% 5
1 R201 2 1 +
100K_1% 1 2 4 8-,9-,10-,11- PWR_GOOD_3
3 - OUT
1
C233
+V5S 1
R203 TI_LMV331IDBVR_SOT23_5P
8-,13-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- 2 54.9K_1% 2VREF 2
1000pF_50v 5-,7-

1 R199 2
2
1 C232
1 R206 2 1 R204 2
280K_1% 2 0.1uF_16v
100K_1% 100K_1%
Q541 3
D

SLP_S3_5R 13-,28- 1G
1 C234
S
4700pF_25v
SSM3K7002F 2 2

INVENTEC
TITLE
PIAGET_UMA
POWER(Sequence)
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 14 OF 56
+V3S +V3S_CLK
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
15-

1 L524 2
600OHM_25%
C820 C779 C818 C810 C813 C817 C158 C786
1 1 1 1 1 1 1 1
2 22uF_6.3v 2 0.1uF_16v 2 2 2 2 2 2
0.047uF_10v 0.047uF_10v 0.1uF_16v 0.1uF_16v 0.1uF_16v 47pF_50V

+V3S_CLK
15- L15
BLM11A121S
1 2 +V3S_CLK_VDDREF
C176 1
2.2uF_6.3V +V1.2S_CLK_IO +V1.2S
2
+V3S_CLK 9-,11-,18-,19-,27-,30-,31-,53-

15- L523 L526


BLM11A121S BLM11A121S
1 2 +V3S_CLK_VDDA +V1.2S_CLK_IO
C816 1 C819 2 1
1 C812
1 C814 1 C811 1 C785 1 C809 1 C815 1
0.1uF_16v 2 2.2uF_6.3V 2
2 2 2 2 2 2 10uF_6.3V
SB_3S_SMCLK
20-,21-,22-,32-,36- 0.1uF_16v 0.1uF_16v 0.047uF_10v 47pF_50V 1uF_6.3V
20-,21-,22-,32-,36-
SB_3S_SMDATA
U522
CLK_R_PCIE_NEWCARD# 48- 1 49
SMBCLK VDDA
CLK_R_PCIE_NEWCARD 48- 2 69
SMBDAT VDD48 R717
4 3 1 2 32-
5
SRC7C_LPRS_27MHZ_NS VDDDOT
62
CLK_R3S_SB48
SRC7T_LPRS_27MHZ_SS VDDREF 33_5% 1
CLK_R_PCIE_MINICARD1# 47- 45
SRC6C_SATAC_LPRS VDDHTT
61 C780
CLK_R_PCIE_MINICARD1 47- 46 54 2 7pF_50V
SRC6T_SATAT_LPRS VDDCPU
7 38
SRC5C_LPRS VDDSB_SRC
8 29
SRC5T_LPRS VDDATIG
CLK_R_PCIE_LAN# 45- 9 17
SRC4C_LPRS VDDSRC R718
45- 10 44 1 2 40-
CLK_R_PCIE_LAN SRC4T_LPRS VDDSATA CLK_R3S_FM48
+V3S 13 53
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- SRC3C_LPRS VDDCPU_IO 33_5% 1
14
SRC3T_LPRS VDDSB_SRC_IO
37 C782
15 28 2 7pF_50V
SRC2C_LPRS VDDATIG_IO
16 18
SRC2T_LPRS VDDSRC_IO
20 12
1 1 SRC1C_LPRS VDDSRC_IO
21 18- CLK_R_CPUBCLK
SRC1T_LPRS
R754 R755 22 71 CLK_48M_0
SRC0C_LPRS 48MHZ_0 1
10K_5% 10K_5% 23 70 CLK_48M_1
SRC0T_LPRS 48MHZ_1 R721
SSM3K7002F 1G 2 2 HTT0T_LPRS_66M
60 26- NBHT_CLK
42 59 26- 261_1%_OPEN
+V3S_CLK CLKREQ4# HTT0C_LPRS_66M NBHT_CLK# +V3S_CLK
CPPE_NC# 32-,48- D S 43 56 2
CLKREQ3# CPUKG0T_LPRS
15- 3 2 WL_OFF 47- 50
CLKREQ2# CPUKG0C_LPRS
55 18- CLK_R_CPUBCLK# R124 15-
51 1K_5%
Q29 CLKREQ1# 2 1
24 57
CLKREQ0# PD#
65
REF0_SEL_HTT66
CLK_DVI# 26- 25 64
ATIG2C_LPRS REF1_SEL_SATA
CLK_DVI 26- 26 63
ATIG2T_LPRS REF2_SEL_27
30 30- SB700_L18
ATIG1C_LPRS
31 72
ATIG1T_LPRS GND48
32 66 15- CLK_R3S_NB14
ATIG0C_LPRS GNDREF
33 58
ATIG0T_LPRS GNDHTT
CLK_KBC&SB14 1
R719 2
52 34- CLK_R3S_KBC14
GNDCPU
CLK_R_PCIE_ALINK# 26- 34 48
SB_SRC1C_LPRS GNDA 1 1 1 33_5%
CLK_R_PCIE_ALINK 26- 35
SB_SRC1T_LPRS GNDSATA
47 C157 C156 C784
+V3S_CLK 30- 39 36 R128 R126 R720 1 1 1
CLK_R_PCIE_SB# SB_SRC0C_LPRS GNDSB_SRC
15- CLK_R_PCIE_SB 30- 40
SB_SRC0T_LPRS GNDATIG
27 8.2K_5% 8.2K_5%_OPEN 8.2K_5% 2 2 2
1 R753 2 41 19 2 2 2 22pF_50V 22pF_50V 22pF_50V
SB_SRC_SLOW# GNDSRC
CLKGEN_X1 67 11
10K_5% CLKGEN_X2
X1 GNDSRC
68 6
X2 GNDDOT

73
THERMAL-PAD

ICS_ICS9LPRS476KLFT_MLF_72P

X501
26- 1 R127 2 15-
1 2
NBGFX_CLK CLK_R3S_NB14
1 158_1%
C783 C781
1 1 R125
14.318MHz
2 30PPM 2 90.9_1%
33pF_50v 33pF_50v 2

Place close to CLKGEN within 500mils


INVENTEC
TITLE
PIAGET_UMA
CLOCK_GENERATOR
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 15 OF 56
CN10-1
L0_CLKIN1 24- J5 Y4 24- L0_CLKOUT1
L0_CLKIN_H1 L0_CLKOUT_H1
L0_CLKIN1# 24- K5 Y3 24- L0_CLKOUT1#
L0_CLKIN_L1 L0_CLKOUT_L1
L0_CLKIN0 24- J3 Y1 24- L0_CLKOUT0
L0_CLKIN_H0 L0_CLKOUT_H0
L0_CLKIN0# 24- J2 W1 24- L0_CLKOUT0#
L0_CLKIN_L0 L0_CLKOUT_L0

L0_CTLIN1 24- P3 T5 24- L0_CTLOUT1


L0_CTLIN_H1 L0_CTLOUT_H1
L0_CTLIN1# 24- P4 R5 24- L0_CTLOUT1#
L0_CTLIN_L1 L0_CTLOUT_L1
L0_CTLIN0 24- N1 R2 24- L0_CTLOUT0
L0_CTLIN_H0 L0_CTLOUT_H0
L0_CTLIN0# 24- P1 R3 24- L0_CTLOUT0#
L0_CTLIN_L0 L0_CTLOUT_L0

L0_CADIN15 24- N5 T4 24- L0_CADOUT15


L0_CADIN_H15 L0_CADOUT_H15
L0_CADIN15# 24- P5 T3 24- L0_CADOUT15#
L0_CADIN_L15 L0_CADOUT_L15
L0_CADIN14 24- M3 V5 24- L0_CADOUT14
L0_CADIN_H14 L0_CADOUT_H14
L0_CADIN14# 24- M4 U5 24- L0_CADOUT14#
L0_CADIN_L14 L0_CADOUT_L14
L0_CADIN13 24- L5 V4 24- L0_CADOUT13
L0_CADIN_H13 L0_CADOUT_H13
L0_CADIN13# 24- M5 V3 24- L0_CADOUT13#
L0_CADIN_L13 L0_CADOUT_L13

HYPERTRANSPORT
L0_CADIN12 24- K3 Y5 24- L0_CADOUT12
L0_CADIN_H12 L0_CADOUT_H12
L0_CADIN12# 24- K4 W5 24- L0_CADOUT12#
L0_CADIN_L12 L0_CADOUT_L12
L0_CADIN11 24- H3 AB5 24- L0_CADOUT11
L0_CADIN_H11 L0_CADOUT_H11
L0_CADIN11# 24- H4 AA5 24- L0_CADOUT11#
L0_CADIN_L11 L0_CADOUT_L11
L0_CADIN10 24- G5 AB4 24- L0_CADOUT10
L0_CADIN_H10 L0_CADOUT_H10
L0_CADIN10# 24- H5 AB3 24- L0_CADOUT10#
L0_CADIN_L10 L0_CADOUT_L10
L0_CADIN9 24- F3 AD5 24- L0_CADOUT9
L0_CADIN_H9 L0_CADOUT_H9
L0_CADIN9# 24- F4 AC5 24- L0_CADOUT9#
L0_CADIN_L9 L0_CADOUT_L9
L0_CADIN8 24- E5 AD4 24- L0_CADOUT8
L0_CADIN_H8 L0_CADOUT_H8
L0_CADIN8# 24- F5 AD3 24- L0_CADOUT8#
L0_CADIN_L8 L0_CADOUT_L8

L0_CADIN7 24- N3 T1 24- L0_CADOUT7


L0_CADIN_H7 L0_CADOUT_H7
L0_CADIN7# 24- N2 R1 24- L0_CADOUT7#
L0_CADIN_L7 L0_CADOUT_L7
L0_CADIN6 24- L1 U2 24- L0_CADOUT6
L0_CADIN_H6 L0_CADOUT_H6
L0_CADIN6# 24- M1 U3 24- L0_CADOUT6#
L0_CADIN_L6 L0_CADOUT_L6
L0_CADIN5 24- L3 V1 24- L0_CADOUT5
L0_CADIN_H5 L0_CADOUT_H5
L0_CADIN5# 24- L2 U1 24- L0_CADOUT5#
L0_CADIN_L5 L0_CADOUT_L5
L0_CADIN4 24- J1 W2 24- L0_CADOUT4
L0_CADIN_H4 L0_CADOUT_H4
L0_CADIN4# 24- K1 W3 24- L0_CADOUT4#
L0_CADIN_L4 L0_CADOUT_L4
L0_CADIN3 24- G1 AA2 24- L0_CADOUT3
L0_CADIN_H3 L0_CADOUT_H3
L0_CADIN3# 24- H1 AA3 24- L0_CADOUT3#
L0_CADIN_L3 L0_CADOUT_L3
L0_CADIN2 24- G3 AB1 24- L0_CADOUT2
L0_CADIN_H2 L0_CADOUT_H2
L0_CADIN2# 24- G2 AA1 24- L0_CADOUT2#
L0_CADIN_L2 L0_CADOUT_L2
L0_CADIN1 24- E1 AC2 24- L0_CADOUT1
L0_CADIN_H1 L0_CADOUT_H1
L0_CADIN1# 24- F1 AC3 24- L0_CADOUT1#
L0_CADIN_L1 L0_CADOUT_L1
L0_CADIN0 24- E3 AD1 24- L0_CADOUT0
L0_CADIN_H0 L0_CADOUT_H0
L0_CADIN0# 24- E2 AC1 24- L0_CADOUT0#
L0_CADIN_L0 L0_CADOUT_L0

FOX_PZ63823_284S_41F_TEMP_638P

A1 A26

Layout: Add stitching caps if crossing plane split.

S1
Top View

AF1 INVENTEC
TITLE
PIAGET_UMA
CPU-1
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 16 OF 56
CN10-2
P19
MA_CLK_H3
CN10-3
N19 R26
MA_CLK_H0 MB_CLK_H3
N20 P22
MA_CLK_L0 MB_CLK_H0
P20 R22
MA_CLK_L3 MB_CLK_L0
MA_CLK_DDR2 21- Y16 R25
MA_CLK_H2 MB_CLK_L3
MA_CLK_DDR2# 21- AA16 21- 22- AF18 22-
MA_CLK_L2 MA_DATA(63:0) MB_CLK_DDR2 MB_CLK_H2 MB_DATA(63:0)
MA_CLK_DDR1 21- E16 AA12 MA_DATA(63) MB_CLK_DDR2# 22- AF17
MA_CLK_H1 MA_DATA63 MB_CLK_L2
MA_CLK_DDR1# 21- F16
MA_CLK_L1 MA_DATA62
AB12 MA_DATA(62) MB_CLK_DDR1 22- A17
MB_CLK_H1 MB_DATA63
AD11 MB_DATA(63)
MA_DATA61
AA14 MA_DATA(61) MB_CLK_DDR1# 22- A18
MB_CLK_L1 MB_DATA62
AF11 MB_DATA(62)
V20 AB14 MA_DATA(60) AF14 MB_DATA(61)
MA1_CS_L1 MA_DATA60 MB_DATA61
U20
MA1_CS_L0 MA_DATA59
W11 MA_DATA(59) MB_DATA60
AE14 MB_DATA(60)
MA_CS1# 21-,23- U19
MA0_CS_L1 MA_DATA58
Y12 MA_DATA(58) U22
MB1_CS_L0 MB_DATA59
Y11 MB_DATA(59)
MA_CS0# 21-,23- T20 AD13 MA_DATA(57) MB_CS1# 22-,23- W25 AB11 MB_DATA(58)
MA0_CS_L0 MA_DATA57 MB0_CS_L1 MB_DATA58
MA_DATA56
AB13 MA_DATA(56) MB_CS0# 22-,23- V26
MB0_CS_L0 MB_DATA57
AC12 MB_DATA(57)
MA_ODT1 21-,23- V22
MA0_ODT1 MA_DATA55
AD15 MA_DATA(55) MB_DATA56
AF13 MB_DATA(56)
MA_ODT0 21-,23- T19 AB15 MA_DATA(54) MB_ODT1 22-,23- W23 AF15 MB_DATA(55)
MA0_ODT0 MA_DATA54 MB0_ODT1 MB_DATA55
V19
MA1_ODT1 MB_ODT0 22-,23- W26
MB0_ODT0 MB_DATA54
AF16 MB_DATA(54)
U21 Y26
MA1_ODT0 MB1_ODT0
AB17 MA_DATA(53) AC18 MB_DATA(53)
MA_DATA53 MB_DATA53
MA_CAS# 21-,23- T22
MA_CAS_L MA_DATA52
Y17 MA_DATA(52) MB_CAS# 22-,23- U24
MB_CAS_L MB_DATA52
AF19 MB_DATA(52)
MA_WE# 21-,23- T24 Y14 MA_DATA(51) MB_WE# 22-,23- U23 AD14 MB_DATA(51)
MA_WE_L MA_DATA51 MB_WE_L MB_DATA51
MA_RAS# 21-,23- R19 W14 MA_DATA(50) MB_RAS# 22-,23- U25 AC14 MB_DATA(50)
MA_RAS_L MA_DATA50 MB_RAS_L MB_DATA50
MA_DATA49
W16 MA_DATA(49) MB_DATA49
AE18 MB_DATA(49)
MA_BA2 21-,23- J21 AD17 MA_DATA(48) MB_BA2 22-,23- J26 AD18 MB_DATA(48)
MA_BANK2 MA_DATA48 MB_BANK2 MB_DATA48
MA_BA1 21-,23- R23 Y18 MA_DATA(47) MB_BA1 22-,23- U26 AD20 MB_DATA(47)
MA_BANK1 MA_DATA47 MB_BANK1 MB_DATA47
MA_BA0 21-,23- R20
MA_BANK0 MA_DATA46
AD19 MA_DATA(46) MB_BA0 22-,23- R24
MB_BANK0 MB_DATA46
AC20 MB_DATA(46)
AD21 MA_DATA(45) AF23 MB_DATA(45)
MA_DATA45 MB_DATA45
MA_CKE1 21-,23- J20
MA_CKE1 MA_DATA44
AB21 MA_DATA(44) MB_CKE1 22-,23- H26
MB_CKE1 MB_DATA44
AF24 MB_DATA(44)
MA_CKE0 21-,23- J22
MA_CKE0 MA_DATA43
AB18 MA_DATA(43) MB_CKE0 22-,23- J25
MB_CKE0 MB_DATA43
AF20 MB_DATA(43)
MA_A(15:0) 21-,23- AA18 MA_DATA(42) MB_A(15:0) 22-,23- AE20 MB_DATA(42)
MA_DATA42 MB_DATA42
MA_DATA(41) MB_A(15) MB_DATA(41)
MEMORY INTERFACE

MA_A(15) K19
MA_ADD15 MA_DATA41
AA20 J24
MB_ADD15 MB_DATA41
AD22
MA_DATA(40) MB_A(14) MB_DATA(40)

MEMORY INTERFACE
MA_A(14) K24
MA_ADD14 MA_DATA40
Y20 J23
MB_ADD14 MB_DATA40
AC22
MA_A(13) V24 AA22 MA_DATA(39) MB_A(13) W24 AE25 MB_DATA(39)
MA_ADD13 MA_DATA39 MB_ADD13 MB_DATA39
MA_A(12) K20
MA_ADD12 MA_DATA38
Y22 MA_DATA(38) MB_A(12) L25
MB_ADD12 MB_DATA38
AD26 MB_DATA(38)
MA_A(11) L22
MA_ADD11 MA_DATA37
W21 MA_DATA(37) MB_A(11) L26
MB_ADD11 MB_DATA37
AA25 MB_DATA(37)
MA_A(10) R21 W22 MA_DATA(36) MB_A(10) T26 AA26 MB_DATA(36)
MA_ADD10 MA_DATA36 MB_ADD10 MB_DATA36
MA_A(9) K22
MA_ADD9 MA_DATA35
AA21 MA_DATA(35) MB_A(9) K26
MB_ADD9 MB_DATA35
AE24 MB_DATA(35)
MA_A(8) L19 AB22 MA_DATA(34) MB_A(8) M26 AD24 MB_DATA(34)
MA_ADD8 MA_DATA34 MB_ADD8 MB_DATA34
MA_A(7) L21 AB24 MA_DATA(33) MB_A(7) L24 AA23 MB_DATA(33)
MA_ADD7 MA_DATA33 MB_ADD7 MB_DATA33
MA_A(6) M24
MA_ADD6 MA_DATA32
Y24 MA_DATA(32) MB_A(6) N25
MB_ADD6 MB_DATA32
AA24 MB_DATA(32)
MA_A(5) L20 H22 MA_DATA(31) MB_A(5) L23 G24 MB_DATA(31)
MA_ADD5 MA_DATA31 MB_ADD5 MB_DATA31
MA_A(4) M22 H20 MA_DATA(30) MB_A(4) N26 G23 MB_DATA(30)
MA_ADD4 MA_DATA30 MB_ADD4 MB_DATA30
MA_A(3) M19
MA_ADD3 MA_DATA29
E22 MA_DATA(29) MB_A(3) N23
MB_ADD3 MB_DATA29
D26 MB_DATA(29)
MA_A(2) N22 E21 MA_DATA(28) MB_A(2) P26 C26 MB_DATA(28)
MA_ADD2 MA_DATA28 MB_ADD2 MB_DATA28
MA_A(1) M20 J19 MA_DATA(27) MB_A(1) N24 G26 MB_DATA(27)
MA_ADD1 MA_DATA27 MB_ADD1 MB_DATA27
MA_A(0) N21
MA_ADD0 MA_DATA26
H24 MA_DATA(26) MB_A(0) P24
MB_ADD0 MB_DATA26
G25 MB_DATA(26)
F22 MA_DATA(25) E24 MB_DATA(25)
MA_DATA25 MB_DATA25
MA_DQS(7) 21- MA_DQS(7) W12
MA_DQS_H7 MA_DATA24
F20 MA_DATA(24) MB_DQS(7) 22- MB_DQS(7) AF12
MB_DQS_H7 MB_DATA24
E23 MB_DATA(24)
MA_DQS#(7) 21- MA_DQS#(7) W13
MA_DQS_L7 MA_DATA23
C23 MA_DATA(23) MB_DQS#(7) 22- MB_DQS#(7) AE12
MB_DQS_L7 MB_DATA23
C24 MB_DATA(23)
MA_DQS(6) 21- MA_DQS(6) Y15 B22 MA_DATA(22) MB_DQS(6) 22- MB_DQS(6) AE16 B24 MB_DATA(22)
MA_DQS_H6 MA_DATA22 MB_DQS_H6 MB_DATA22
MA_DQS#(6) 21- MA_DQS#(6) W15
MA_DQS_L6 MA_DATA21
F18 MA_DATA(21) MB_DQS#(6) 22- MB_DQS#(6) AD16
MB_DQS_L6 MB_DATA21
C20 MB_DATA(21)
MA_DQS(5) 21- MA_DQS(5) AB19
MA_DQS_H5 MA_DATA20
E18 MA_DATA(20) MB_DQS(5) 22- MB_DQS(5) AF21
MB_DQS_H5 MB_DATA20
B20 MB_DATA(20)
MA_DQS#(5) 21- MA_DQS#(5) AB20 E20 MA_DATA(19) MB_DQS#(5) 22- MB_DQS#(5) AF22 C25 MB_DATA(19)
MA_DQS_L5 MA_DATA19 MB_DQS_L5 MB_DATA19
MA_DQS(4) 21- MA_DQS(4) AD23
MA_DQS_H4 MA_DATA18
D22 MA_DATA(18) MB_DQS(4) 22- MB_DQS(4) AC25
MB_DQS_H4 MB_DATA18
D24 MB_DATA(18)
MA_DQS#(4) 21- MA_DQS#(4) AC23
MA_DQS_L4 MA_DATA17
C19 MA_DATA(17) MB_DQS#(4) 22- MB_DQS#(4) AC26
MB_DQS_L4 MB_DATA17
A21 MB_DATA(17)
MA_DQS(3) 21- MA_DQS(3) G22 G18 MA_DATA(16) MB_DQS(3) 22- MB_DQS(3) F26 D20 MB_DATA(16)
MA_DQS_H3 MA_DATA16 MB_DQS_H3 MB_DATA16
MA_DQS#(3) 21- MA_DQS#(3) G21
MA_DQS_L3 MA_DATA15
G17 MA_DATA(15) MB_DQS#(3) 22- MB_DQS#(3) E26
MB_DQS_L3 MB_DATA15
D18 MB_DATA(15)
MA_DQS(2) 21- MA_DQS(2) C22 C17 MA_DATA(14) MB_DQS(2) 22- MB_DQS(2) A24 C18 MB_DATA(14)
MA_DQS_H2 MA_DATA14 MB_DQS_H2 MB_DATA14
MA_DQS#(2) 21- MA_DQS#(2) C21 F14 MA_DATA(13) MB_DQS#(2) 22- MB_DQS#(2) A23 D14 MB_DATA(13)
MA_DQS_L2 MA_DATA13 MA_DQS_L2 MB_DATA13
MA_DQS(1) 21- MA_DQS(1) G16
MA_DQS_H1 MA_DATA12
E14 MA_DATA(12) MB_DQS(1) 22- MB_DQS(1) D16
MB_DQS_H1 MB_DATA12
C14 MB_DATA(12)
MA_DQS#(1) 21- MA_DQS#(1) G15 H17 MA_DATA(11) MB_DQS#(1) 22- MB_DQS#(1) C16 A20 MB_DATA(11)
MA_DQS_L1 MA_DATA11 MA_DQS_L1 MB_DATA11
MA_DQS(0) 21- MA_DQS(0) G13 E17 MA_DATA(10) MB_DQS(0) 22- MB_DQS(0) C12 A19 MB_DATA(10)
MA_DQS_H0 MA_DATA10 MB_DQS_H0 MB_DATA10
MA_DQS#(0) 21- MA_DQS#(0) H13
MA_DQS_L0 MA_DATA9
E15 MA_DATA(9) MB_DQS#(0) 22- MB_DQS#(0) B12
MA_DQS_L0 MB_DATA9
A16 MB_DATA(9)
MA_DM(7:0) 21- H15 MA_DATA(8) MB_DM(7:0) 22- A15 MB_DATA(8)
MA_DATA8 MB_DATA8
MA_DM(7) Y13 E13 MA_DATA(7) MB_DM(7) AD12 A13 MB_DATA(7)
MA_DM7 MA_DATA7 MB_DM7 MB_DATA7
MA_DM(6) AB16
MA_DM6 MA_DATA6
C13 MA_DATA(6) MB_DM(6) AC16
MB_DM6 MB_DATA6
D12 MB_DATA(6)
MA_DM(5) Y19 H12 MA_DATA(5) MB_DM(5) AE22 E11 MB_DATA(5)
MA_DM5 MA_DATA5 MB_DM5 MB_DATA5
MA_DM(4) AC24
MA_DM4 MA_DATA4
H11 MA_DATA(4) MB_DM(4) AB26
MB_DM4 MB_DATA4
G11 MB_DATA(4)
MA_DM(3) F24
MA_DM3 MA_DATA3
G14 MA_DATA(3) MB_DM(3) E25
MB_DM3 MB_DATA3
B14 MB_DATA(3)
MA_DM(2) E19 H14 MA_DATA(2) MB_DM(2) A22 A14 MB_DATA(2)
MA_DM2 MA_DATA2 MB_DM2 MB_DATA2
MA_DM(1) C15
MA_DM1 MA_DATA1
F12 MA_DATA(1) MB_DM(1) B16
MB_DM1 MB_DATA1
A11 MB_DATA(1)
MA_DM(0) E12
MA_DM0 MA_DATA0
G12 MA_DATA(0) MB_DM(0) A12
MB_DM0 MB_DATA0
C11 MB_DATA(0)

FOX_PZ63823_284S_41F_TEMP_638P FOX_PZ63823_284S_41F_TEMP_638P

INVENTEC
TITLE
PIAGET_UMA
CPU-2
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 17 OF 56
L503 +V2.5S
BLM11A221S 7-
CPU_VDDA 1 2
1 C613 1 C615 1 C612

Keep trace to resistor less than 600mils from CPU pin 2 3300pF_50v 2 4.7uF_6.3V 2 0.22uF_6.3v
and trace to AC caps less than 1250mils.

+V1.8
15- C54 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
CLK_R_CPUBCLK +V1.8
1 2 CN10-4
1
3900pF_16v F8
VDDA
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-

F9
R58 VDDA 1 1
169_1% CPUBCLKIN_H MISC
2 A9 R50 R51
C53 CLKIN_H
CLK_R_CPUBCLK# 15- CPUBCLKIN_L A8
CLKIN_L 1K_1% 1K_1% 1 1 1
1 2 2 2
3900pF_16v LDT_PG 18-,30- A7 R57 R80 R81
+V1.8 PWROK
LDTSTOP# 18-,26-,30- F10
LDTSTOP_L LDTREQ_L
C6 18-,26-,30- LDT_REQ# 300_5% 300_5% 1K_5%
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
LDT_RST# 18-,30- B7 A6 10- CPU_SVC_R 2 2 2
RESET_L SVC
R78 1 2 604_1% SVD
A4 10- CPU_SVD_R 1 Q20
R79 1 2 604_1% B
32- AF4 AF6 THERMTRIP# MMBT3904 20-,32-
CPU_SIC SIC THERMTRIP_L
2 E C
3 H_THERMTRIP#
CPU_SID 32- AF5 AC7 8-,20- PROCHOT#
SID PROCHOT_L

C109 1 C108 1 CPU_TDI 18- AF9 AE9 18- CPU_TDO


TDI TDO
CPU_TRST# 18- AD9
TRST_L
2 2 CPU_TCK 18- AC9
TCK
CPU_TMS 18- AA9
100pF_50V_OPEN 100pF_50V_OPEN TMS
CPU_DBREQ# 18- E10 G10 18- CPU_DBRDY
DBREQ_L DBRDY

COREFB 10- F6
VDD_FB_H
COREFB# 10- E6 W9 TP4
VDD_FB_L VDDIO_FB_H
TP19 H6 Y9 TP6
VDDNB_FB_H VDDIO_FB_L
TP20 G6
VDDNB_FB_L
CPU_MVREF TP3 Y10 +V1.2S
VTT_SENSE
+V1.8 18-
9-,11-,15-,19-,27-,30-,31-,53-
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
W17
M_VREF
R85 1 2 39.2_1% AE10
M_ZN HTREF1
P6 44.2_1% 2 1 R670 Keep trace to resistors less
R83 1 2 39.2_1% AF10
M_ZP HTREF0
R6 44.2_1% 2 1 R669 than 1" from CPU pin.
+V1.8 TP7 AA8
Keep trace to resistors less MEMHOT_L
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
than 1" from CPU pin. 1 2 E9 C9 TP14
R633 300_5% TEST25_H TEST29_H
R52 300_5% 1 2 E8 C8 TP15
TEST25_L TEST29_L
TP1018 G9
TEST19
+V1.8 TP1019 H10
TEST18 +V1.8
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-

C2
1 TEST9
AE7 1 2 R659 300_5% 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
TEST24
R107 TP13 D7 AD7 TP9 1 2 R658 300_5%
CPU_MVREF TEST17 TEST23 1 1
1K_1% TP12 E7 AE8 TP1023
TEST16 TEST22
2 TP1021 F7 AB8 TP8 1 2 R661 300_5% R82 R84
18- TEST15 TEST21
TP1020 C7
TEST14 TEST20
AF7 1 2 R660 300_5% 1K_5% 30K_5%
TP1022 AC8 2 2
1 TEST12
J7 TP17
1 C704 1 C137 TEST28_H
R108 C3 H8 TP18
0.22uF_6.3v TEST7 TEST28_L 1
1K_1% 2 1000pF_50v AA6 AF8 TP1024 B
2 TEST6 TEST27
2 TP5 W7
THERMDC ALERT_L
AE6 CPU_THERM_SCI# E C
32- THERM_SCI#
TP10 W8 K8 3 2
THERMDA TEST10
VDD1_FB 10- Y6 C4 Q21
VDD1_FB_H TEST8
VDD1_FB# 10- AB6
VDD1_FB_L MMBT3904
FOX_PZ63823_284S_41F_TEMP_638P

+V1.8S
13-,14-,18-,24-,26-,27-,32-,53-

CN503
1 1
1 1 2
R662 R663 2
3 3 +V1.8S
300_5% 604_1% 4 4 13-,14-,18-,24-,26-,27-,32-,53-

2 2 5 5
6 1 R53 2
6 LDT_PG 18-,30-
CPU_DBREQ# 18- 7 7
8 300_5%
8
CPU_DBRDY 18- 9 9
10 10 18-,30- 1 R55 2
11 LDT_RST#
CPU_TCK 18- 11 604_1%
12 12
CPU_TMS 18- 13 13
14 14 18-,26-,30- 1 R56 2
15 LDTSTOP#
CPU_TDI 18- 15 300_5%
16 16
CPU_TRST# 18- 17 17
18 18 18-,26-,30- 1 R54 2
19 LDT_REQ#
CPU_TDO 18- 19 470_1%
20 20
21 21
22 22 18-,30- 1 R77 2
23 LDT_RST#
23 604_1%
LDT_RST# 18-,30- 24 24
25 25 NEXT TO HDT HEADER
26 26

HDT Header SAMTEC_ASP_68200_26P_OPEN


INVENTEC
TITLE
PIAGET_UMA
CPU-3
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 18 OF 56
+VCC_CORE_VDD1
+V1.2S +V1.2S

10-,19-,53- +VCC_CORE 9-,11-,15-,18-,19-,27-,30-,31-,53- 9-,11-,15-,18-,19-,27-,30-,31-,53-

CN10-6 +VCC_CORE_NB
10-,19-,53-
D4 AE5 11-,19-
+VCC_CORE_VDD1 VLDT_A VLDT_B
D3
VLDT_A VLDT_B
AE4 CN10-7 CN10-8
10-,19-,53- D2 AE3 M16 M17 A5 C1
CN10-5 +V0.9S D1
VLDT_A VLDT_B
AE2 +V0.9S +VCC_CORE_VDD1 P16
VDDNB VSS
N4 C5
RSVD RSVD
D5
VLDT_A VLDT_B VDDNB VSS RSVD RSVD
AC4 AA4 12-,19-,23- 12-,19-,23- 10-,19-,53- T16 N8 B5 H16
VDD1 VSS VDDNB VSS RSVD RSVD
AD2 AA11 D10 AC10 K16 N10 A3 H18
G4
VDD1 VSS
AA13 C10
VTT VTT
AB10 +VCC_CORE U15
VDDNB VSS
N16 AA7
RSVD RSVD
H19
VDD0 VSS VTT VTT VDD1 VSS RSVD RSVD
H2 AA15 B10 AA10 10-,19-,53- V16 N18 B3 W18
VDD0 VSS VTT VTT VDDNB VSS RSVD RSVD
J9 AA17 AD10 A10 J15 P2 B18
J11
VDD0 VSS
AA19
+V1.8 W10
VTT VTT
L15
VDD0 VSS
P7
RSVD
VDD0 VSS VTT VDD0 VSS
J13
VDD0 VSS
AB2 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53- VSS
P9 FOX_PZ63823_284S_41F_TEMP_638P
K6 AB7 H25 D19 P11
VDD0 VSS VDDIO VSS VSS
K10 AB9 J17 D21 P17
VDD0 VSS VDDIO VSS VSS
K12 AB23 K18 D23 R8
VDD0 VSS VDDIO VSS VSS
K14 AB25 K21 D25 R10
VDD0 VSS VDDIO VSS VSS
L4 AC11 K23 E4 R16
VDD0 VSS VDDIO VSS VSS
L7 AC13 K25 F2 R18

VDD
VDD0 VSS VDDIO VSS VSS
L9 AC15 L17 F11 T7
VDD0 VSS VDDIO VSS VSS
L11 AC17 M18 F13 T9
VDD0 VSS VDDIO VSS VSS
L13 AC19 M21 F15 T11
VDD0 VSS VDDIO VSS VSS
M2 AC21 M23 F17 T13
VDD0 VSS VDDIO VSS VSS
M6 AD6 M25 F19 T15

IOPWR
VDD0 VSS VDDIO VSS VSS
M8 AD8 N17 F21 T17
VDD0 VSS VDDIO VSS VSS
M10 AD25 P18 F23 U4

VDD
VDD0 VSS VDDIO VSS VSS
N7 AE11 P21 F25 U6
VDD0 VSS VDDIO VSS VSS
N9 AE13 P23 H7 U8
VDD0 VSS VDDIO VSS VSS
N11 AE15 P25 H9 U10
VDD0 VSS VDDIO VSS VSS
P8 AE17 R17 H21 U12
VDD1 VSS VDDIO VSS VSS
P10 AE19 T18 H23 U14
VDD1 VSS VDDIO VSS VSS
R4 AE21 T21 J4 U16
VDD1 VSS VDDIO VSS VSS
R7 AE23 T23 J6 U18
VDD1 VSS VDDIO VSS VSS
R9 B4 T25 J8 V2
VDD1 VSS VDDIO VSS VSS
R11 B6 U17 J10 V7
VDD1 VSS VDDIO VSS VSS
T2 B8 V18 J12 V9
VDD1 VSS VDDIO VSS VSS
T6 B9 V21 J14 V11
VDD1 VSS VDDIO VSS VSS
T8 B11 V23 J16 V13
VDD1 VSS VDDIO VSS VSS
T10 B13 V25 J18 V15
VDD1 VSS VDDIO VSS VSS
T12 B15 Y25 K2 V17
VDD1 VSS VDDIO VSS VSS
T14 B17 K7 W6
VDD1 VSS VSS VSS
U7 B19 K9 Y21
VDD1 VSS VSS VSS
U9 B21 K11 Y23
VDD1 VSS VSS VSS
U11 B23 K13 N6
VDD1 VSS VSS VSS
U13 B25 K15
VDD1 VSS VSS
V6
VDD1 VSS
D6
VSS
K17 FOX_PZ63823_284S_41F_TEMP_638P
V8 D8 L6
VDD1 VSS VSS
V10 D9 L8
VDD1 VSS VSS
V12 D11 L10
VDD1 VSS VSS
V14 D13 L12
VDD1 VSS VSS
W4 D15 L14
VDD1 VSS VSS
Y2 D17 L16
VDD1 VSS VSS
AC6 L18
VSS VSS
M7
VSS
FOX_PZ63823_284S_41F_TEMP_638P M9
VSS
VSS
M11 +V0.9S
FOX_PZ63823_284S_41F_TEMP_638P
+V0.9S
12-,19-,23-
+VCC_CORE +V1.8 +V1.2S
1 C58 1 C57 1 C112 1 C113
+V1.2S
4.7uF_6.3V 4.7uF_6.3V 4.7uF_6.3V 4.7uF_6.3V
+V1.8 2 2 2 2
9-,11-,15-,18-,19-,27-,30-,31-,53-
10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53-
+VCC_CORE
1 C738 1 C570 C710 C709 C616
1 1 1
10-,19-,53- C699 C697 C655 C604 C654 C652
1 1 1 1 1 1
2 180pF_50v 2 180pF_50v 2 4.7uF_6.3V 2 4.7uF_6.3V 2 4.7uF_6.3V
1 C55 1 C56 1 C111 1 C110
2 22uF_6.3v 2 22uF_6.3v 2 0.22uF_10v 2 0.22uF_10v 2 180pF_50v 2 180pF_50v
C608 2 0.22uF_10v 2 0.22uF_10v 2 0.22uF_10v 2 0.22uF_10v
1 C661 1 C669 1 C664 1 C665 1 C667 1 C607 1

2 22uF_6.3v 2 22uF_6.3v 2 22uF_6.3v 2 22uF_6.3v 2 0.22uF_16V 2 0.01uF_16v 2 180pF_50v Place under socket on bottom side.
1 C737 1 C614
2 0.22uF_10v 2 0.22uF_10v
+VCC_CORE_VDD1 +V1.8
10-,19-,53- 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53- 1 C705 1 C708 1 C611 1 C610

C668 C711
Place close to socket. 2 1000pF_50v 2 1000pF_50v 2 1000pF_50v 2 1000pF_50v
1 C662 1 C670 1 C663 1 C666 1 1 C712 1
1 C600 1 C601 1 C603 1 C703 1 C702 1 C649
2 22uF_6.3v 2 22uF_6.3v 2 22uF_6.3v 2 22uF_6.3v 2 0.22uF_16V 2 0.01uF_16v 2 180pF_50v
2 4.7uF_6.3V 2 4.7uF_6.3V 2 0.22uF_10v 2 0.22uF_10v 2 0.22uF_10v 2 0.22uF_10v

+VCC_CORE_NB
11-,19- 1 C706 1 C707 1 C609 1 C569
1 C658 1 C657 1 C605 1 C698 1 C602
1 C660 1 C606 1 C659 +V0.9S 2 180pF_50v 2 180pF_50v 2 180pF_50v 2 180pF_50v
2 0.01uF_16v 2 0.01uF_16v 2 180pF_50v 2 4.7uF_6.3V 2 4.7uF_6.3V
2 22uF_6.3v 2 22uF_6.3v 2 4.7uF_6.3v 12-,19-,23- Place close to socket.

+V1.8 Place close to socket. 1 C642 1 C643 1 C568 1 C599

10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53- 2 1000pF_50v_OPEN 2 1000pF_50v_OPEN 2 1000pF_50v_OPEN 2 1000pF_50v_OPEN

Place under socket on bottom side.


1
C653

2 180pF_50v
1
C700

2 180pF_50v
1
C656

2 180pF_50v
1
C650

2 180pF_50v
1
C701

2 180pF_50v
1
C651

2 180pF_50v
INVENTEC
TITLE
Place on DDR path PIAGET_UMA
CPU-4
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 19 OF 56
+V1.8 +V5S
+V5S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
10-,11-,12-,13-,18-,19-,21-,22-,23-,53-
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
Q14 CN7
2 3 FAN_PWR 1 1
1 1 R586 AO3409
S D 2 2 G G1
R585 10K_5% 3 3 G G2
G
30K_5%
2 2 1 ACES_85205_0300N_3P
34- 1 R587 2 1 5
1 PWM_3S_FAN# R588
B
3K_5% 4 1 2
8-,18- TS_THERM# 2
PROCHOT# E C 5.6K_5%
2 3 3 U510
Q515 TC7SET08F
MMBT3904

+V3S
C619 7-,8-,10-,13-,14-,15-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

2200pF_50v
1 2 U512
1 8 15-,21-,22-,32-,36- SB_3S_SMCLK
VDD SMCLK

26- 2 7 15-,21-,22-,32-,36-
H_THERMDA DP SMDATA SB_3S_SMDATA
26- 3 6
H_THERMDC DN ALERT
FAN_ALERT# 1 C48
18-,32- 4 5
Route differential pair type H_THERMTRIP# THERM GND
0.1uF_16v_OPEN
2
SMSC_EMC1402_1_ACZL_MSOP_8P
C617 1
0.1uF_16v 2

LAYOUT Note: Put the thermal sensor close to CPU.

INVENTEC
TITLE
PIAGET_UMA
THERMAL & FAN CONTROLLER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 20 OF 56
17- MA_DATA(63:0)
MA_A(15:0) 17-,23-

CN8-1
MA_A(0) 102
A0 DQ0
5 MA_DATA(0)
MA_A(1) 101
A1 DQ1
7 MA_DATA(1)
MA_A(2) 100
A2 DQ2
17 MA_DATA(2)
MA_A(3) 99
A3 DQ3
19 MA_DATA(3)
MA_A(4) 98
A4 DQ4
4 MA_DATA(4)
MA_A(5) 97
A5 DQ5
6 MA_DATA(5)
MA_A(6) 94
A6 DQ6
14 MA_DATA(6)
MA_A(7) 92
A7 DQ7
16 MA_DATA(7)
MA_A(8) 93
A8 DQ8
23 MA_DATA(8)
MA_A(9) 91 25 MA_DATA(9)
A9 DQ9
MA_A(10) 105
A10_AP DQ10
35 MA_DATA(10)
MA_A(11) 90
A11 DQ11
37 MA_DATA(11)
MA_A(12) 89 20 MA_DATA(12)
MA_A(13) 116
A12 DQ12
22 MA_DATA(13)
Layout notes: Place these Caps closed So-Dimm0
A13 DQ13 +V1.8
MA_A(14) 86
A14 DQ14
36 MA_DATA(14)
MA_A(15) 84
A15 DQ15
38 MA_DATA(15) 10-,11-,12-,13-,18-,19-,20-,22-,23-,53- CN8-2
17-,23- 85 43 MA_DATA(16) 112 18
MA_BA2 A16_BA2 DQ16 VDD1 VSS16
DQ17
45 MA_DATA(17) C577 C576 C578 C579 C567 C636 C635 C566 C294 111
VDD2 VSS17
24
17-,23- 107 55 MA_DATA(18) 1 1 1 1 1 1 1 1 1 117 41
MA_BA0 BA0 DQ18 VDD3 VSS18
MA_BA1 17-,23- 106
BA1 DQ19
57 MA_DATA(19) 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 2.2uF_6.3V 2 2.2uF_6.3V 2 2.2uF_6.3V2 2.2uF_6.3V2 47uF_6.3V_OPEN
96
VDD4 VSS19
53
MA_CS0# 17-,23- 110
S0# DQ20
44 MA_DATA(20) 95
VDD5 VSS20
42
MA_CS1# 17-,23- 115
S1# DQ21
46 MA_DATA(21) 118
VDD6 VSS21
54
MA_CLK_DDR1 17- 30
CK0 DQ22
56 MA_DATA(22) 81
VDD7 VSS22
59
17- 32 58 MA_DATA(23) 82 65
MA_CLK_DDR1# CK0# DQ23 VDD8 VSS23
MA_CLK_DDR2 17- 164
CK1 DQ24
61 MA_DATA(24) 87
VDD9 VSS24
60
MA_CLK_DDR2# 17- 166
CK1# DQ25
63 MA_DATA(25) 103
VDD10 VSS25
66
17-,23- 79 73 MA_DATA(26) +V3S 88 127
MA_CKE0 CKE0 DQ26 VDD11 VSS26
MA_CKE1 17-,23- 80
CKE1 DQ27
75 MA_DATA(27) 104
VDD12 VSS27
139
MA_CAS# 17-,23- 113
CAS# DQ28
62 MA_DATA(28) 7-,8-,10-,13-,14-,15-,20-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
VSS28
128
MA_RAS# 17-,23- 108 64 MA_DATA(29) 199 145
RAS# DQ29 VDDSPD VSS29
MA_WE# 17-,23- 109 74 MA_DATA(30) 165
198
WE# DQ30
76 MA_DATA(31) 1 C731 1 C730 83
VSS30
171
SA0 DQ31 NC1 VSS31
200
SA1 DQ32
123 MA_DATA(48) 2 0.1uF_16v 2 2.2uF_6.3V 120
NC2 VSS32
172
SB_3S_SMCLK 15-,20-,22-,32-,36- 197
SCL DQ33
125 MA_DATA(49) 50
NC3 VSS33
177
SB_3S_SMDATA 15-,20-,22-,32-,36- 195
SDA DQ34
135 MA_DATA(50) 69
NC4 VSS34
187
137 MA_DATA(51) M_VREF 163 178
DQ35 NCTEST VSS35
MA_DM(7:0) 17-
MA_ODT0 17-,23- 114
ODT0 DQ36
124 MA_DATA(52) 12-,22- VSS36
190
MA_ODT1 17-,23- 119
ODT1 DQ37
126 MA_DATA(53) 1
VREF VSS37
9
134 MA_DATA(54) 21
MA_DM(0) 10
DQ38
136 MA_DATA(55) 1 C552 1 C549 1 C553 G1
VSS38
33
DM0 DQ39 GND0 VSS39
MA_DM(1) 26
DM1 DQ40
141 MA_DATA(32) 2 1000pF_50v 2 0.1uF_16v 2 2.2uF_6.3V G2
GND1 VSS40
155
MA_DM(2) 52
DM2 DQ41
143 MA_DATA(33) VSS41
34
MA_DM(3) 67
DM3 DQ42
151 MA_DATA(34) VSS42
132
MA_DM(6) 130
DM4 DQ43
153 MA_DATA(35) 47
VSS1 VSS43
144
MA_DM(4) 147
DM5 DQ44
140 MA_DATA(36) 133
VSS2 VSS44
156
MA_DQS(7:0) 17- MA_DM(5) 170
DM6 DQ45
142 MA_DATA(37) 183
VSS3 VSS45
168
MA_DM(7) 185
DM7 DQ46
152 MA_DATA(38) 77
VSS4 VSS46
2
DQ47
154 MA_DATA(39) 12
VSS5 VSS47
3
MA_DQS(0) 13
DQS0 DQ48
157 MA_DATA(40) 48
VSS6 VSS48
15
MA_DQS(1) 31 159 MA_DATA(41) 184 27
DQS1 DQ49 VSS7 VSS49
MA_DQS(2) 51
DQS2 DQ50
173 MA_DATA(42) 78
VSS8 VSS50
39
MA_DQS(3) 70
DQS3 DQ51
175 MA_DATA(43) 71
VSS9 VSS51
149
MA_DQS(6) 131 158 MA_DATA(44) 72 161
DQS4 DQ52 VSS10 VSS52
MA_DQS#(7:0) MA_DQS(4) 148
DQS5 DQ53
160 MA_DATA(45) 121
VSS11 VSS53
28
MA_DQS(5) 169
DQS6 DQ54
174 MA_DATA(46) 122
VSS12 VSS54
40
MA_DQS(7) 188
DQS7 DQ55
176 MA_DATA(47) 196
VSS13 VSS55
138
MA_DQS#(0) 11
DQS#0 DQ56
179 MA_DATA(56) 193
VSS14 VSS56
150
MA_DQS#(1) 29
DQS#1 DQ57
181 MA_DATA(57) 8
VSS15 VSS57
162
MA_DQS#(2) 49
DQS#2 DQ58
189 MA_DATA(58)
MA_DQS#(3) 68
DQS#3 DQ59
191 MA_DATA(59) FOX_AS0A42X_N2RX_RVS_5.2mm_200P
MA_DQS#(6) 129
DQS#4 DQ60
180 MA_DATA(60)
MA_DQS#(4) 146
DQS#5 DQ61
182 MA_DATA(61)
MA_DQS#(5) 167
DQS#6 DQ62
192 MA_DATA(62)
MA_DQS#(7) 186
DQS#7 DQ63
194 MA_DATA(63)

FOX_AS0A42X_N2RX_RVS_5.2mm_200P

SO DIMM_5.2mm

INVENTEC
TITLE
PIAGET_UMA
DDR2-DIMM-0
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 21 OF 56
MB_A(15:0) 17-,23- 17- MB_DATA(63:0)
CN9-1
MB_A(0) 102
A0 DQ0
5 MB_DATA(0)
MB_A(1) 101
A1 DQ1
7 MB_DATA(1)
MB_A(2) 100
A2 DQ2
17 MB_DATA(2)
MB_A(3) 99
A3 DQ3
19 MB_DATA(3)
MB_A(4) 98
A4 DQ4
4 MB_DATA(4)
MB_A(5) 97
A5 DQ5
6 MB_DATA(5)
MB_A(6) 94
A6 DQ6
14 MB_DATA(6)
MB_A(7) 92
A7 DQ7
16 MB_DATA(7)
MB_A(8) 93 23 MB_DATA(8)
A8 DQ8
MB_A(9) 91
A9 DQ9
25 MB_DATA(9)
MB_A(10) 105
A10_AP DQ10
35 MB_DATA(10)
MB_A(11) 90 37 MB_DATA(11)
A11 DQ11
MB_A(12) 89
A12 DQ12
20 MB_DATA(12)
MB_A(13) 116
A13 DQ13
22 MB_DATA(13)
MB_A(14) 86 36 MB_DATA(14) +V1.8
A14 DQ14
MB_A(15) 84
A15 DQ15
38 MB_DATA(15) 10-,11-,12-,13-,18-,19-,20-,21-,23-,53-
Layout note: Place these Caps closed So-Dimm1 CN9-2
MB_BA2 17-,23- 85
A16_BA2 DQ16
43 MB_DATA(16) 112
VDD1 VSS16
18
DQ17
45 MB_DATA(17) C575 C574 C572 C573 C565 C571 C634 C633 C293 111
VDD2 VSS17
24
17-,23- 107 55 MB_DATA(18) 1 1 1 1 1 1 1 1 1 117 41
MB_BA0 BA0 DQ18 VDD3 VSS18
17-,23- 106 57 MB_DATA(19) 2 2 2 2 2 2.2uF_6.3V2 2.2uF_6.3V 2 2.2uF_6.3V 2 2.2uF_6.3V 2 47uF_6.3V_OPEN
96 53
MB_BA1 BA1 DQ19 0.1uF_16v 0.1uF_16v 0.1uF_16v 0.1uF_16v VDD4 VSS19
MB_CS0# 17-,23- 110
S0# DQ20
44 MB_DATA(20) 95
VDD5 VSS20
42
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
MB_CS1# 17-,23- 115
S1# DQ21
46 MB_DATA(21) 118
VDD6 VSS21
54
17- 30 56 MB_DATA(22) 81 59
MB_CLK_DDR1 CK0 DQ22 VDD7 VSS22
MB_CLK_DDR1# 17- 32
CK0# DQ23
58 MB_DATA(23) 82
VDD8 VSS23
65
MB_CLK_DDR2 17- 164
CK1 DQ24
61 MB_DATA(24) 87
VDD9 VSS24
60
+V3S 17- 166 63 MB_DATA(25) 103 66
MB_CLK_DDR2# CK1# DQ25
To CPU power sense
VDD10 VSS25
MB_CKE0 17-,23- 79
CKE0 DQ26
73 MB_DATA(26) +V3S 88
VDD11 VSS26
127
MB_CKE1 17-,23- 80
CKE1 DQ27
75 MB_DATA(27) 104
VDD12 VSS27
139
MB_CAS# 17-,23- 113 62 MB_DATA(28) 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 128
CAS# DQ28 VSS28
MB_RAS# 17-,23- 108
RAS# DQ29
64 MB_DATA(29) 199
VDDSPD VSS29
145
MB_WE# 17-,23- 109 74 MB_DATA(30) 165
198
WE# DQ30
76 MB_DATA(31) 1 C728 1 C729 83
VSS30
171
SA0 DQ31 NC1 VSS31
200
SA1 DQ32
123 MB_DATA(48) 2 0.1uF_16v 2 2.2uF_6.3V 120
NC2 VSS32
172
SB_3S_SMCLK 15-,20-,21-,32-,36- 197
SCL DQ33
125 MB_DATA(49) 50
NC3 VSS33
177
SB_3S_SMDATA 15-,20-,21-,32-,36- 195
SDA DQ34
135 MB_DATA(50) 69
NC4 VSS34
187
137 MB_DATA(51) M_VREF 163 178
DQ35 NCTEST VSS35
MB_DM(7:0) 17-
MB_ODT0 17-,23- 114
ODT0 DQ36
124 MB_DATA(52) 12-,21- VSS36
190

MB_ODT1 17-,23- 119


ODT1 DQ37
126 MB_DATA(53) 1
VREF VSS37
9
DQ38
134 MB_DATA(54) VSS38
21
MB_DM(0) 10 136 MB_DATA(55) 1 C550 1 C551 G1 33
DM0 DQ39 GND0 VSS39
MB_DM(1) 26
DM1 DQ40
141 MB_DATA(32) 2 0.1uF_16v 2 2.2uF_6.3V G2
GND1 VSS40
155
MB_DM(2) 52
DM2 DQ41
143 MB_DATA(33) VSS41
34
MB_DM(3) 67
DM3 DQ42
151 MB_DATA(34) VSS42
132
MB_DM(6) 130
DM4 DQ43
153 MB_DATA(35) 47
VSS1 VSS43
144
MB_DM(4) 147
DM5 DQ44
140 MB_DATA(36) 133
VSS2 VSS44
156
MB_DQS(7:0) 17- MB_DM(5) 170
DM6 DQ45
142 MB_DATA(37) 183
VSS3 VSS45
168
MB_DM(7) 185
DM7 DQ46
152 MB_DATA(38) 77
VSS4 VSS46
2
DQ47
154 MB_DATA(39) 12
VSS5 VSS47
3
MB_DQS(0) 13 157 MB_DATA(40) 48 15
DQS0 DQ48 VSS6 VSS48
MB_DQS(1) 31
DQS1 DQ49
159 MB_DATA(41) 184
VSS7 VSS49
27
MB_DQS(2) 51
DQS2 DQ50
173 MB_DATA(42) 78
VSS8 VSS50
39
MB_DQS(3) 70 175 MB_DATA(43) 71 149
DQS3 DQ51 VSS9 VSS51
MB_DQS(6) 131
DQS4 DQ52
158 MB_DATA(44) 72
VSS10 VSS52
161
MB_DQS#(7:0) 17- MB_DQS(4) 148
DQS5 DQ53
160 MB_DATA(45) 121
VSS11 VSS53
28
MB_DQS(5) 169
DQS6 DQ54
174 MB_DATA(46) 122
VSS12 VSS54
40
MB_DQS(7) 188
DQS7 DQ55
176 MB_DATA(47) 196
VSS13 VSS55
138
MB_DQS#(0) 11
DQS#0 DQ56
179 MB_DATA(56) 193
VSS14 VSS56
150
MB_DQS#(1) 29
DQS#1 DQ57
181 MB_DATA(57) 8
VSS15 VSS57
162
MB_DQS#(2) 49
DQS#2 DQ58
189 MB_DATA(58)
MB_DQS#(3) 68
DQS#3 DQ59
191 MB_DATA(59) FOX_AS0A426_NARN_7F_200P
MB_DQS#(6) 129
DQS#4 DQ60
180 MB_DATA(60)
MB_DQS#(4) 146
DQS#5 DQ61
182 MB_DATA(61)
MB_DQS#(5) 167
DQS#6 DQ62
192 MB_DATA(62)
MB_DQS#(7) 186
DQS#7 DQ63
194 MB_DATA(63)

FOX_AS0A426_NARN_7F_200P

SODIMM_9.2mm

INVENTEC
TITLE
PIAGET_UMA
DDR2-DIMM-1
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 22 OF 56
+V0.9S
12-,19-,23-

C647 C648 C592 C645 C593 C646 C594 C644 C595 C596 C590 C597 C591 C598
1 1 1 1 1 1 1 1 1 1 1 1 1 1
2 0.01uF_16V 2 0.01uF_16V 2 0.01uF_16V 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v

+V1.8 +V0.9S
12-,19-,23-
10-,11-,12-,13-,18-,19-,20-,21-,22-,53-

C580 C637 C589 C581 C585 C639 C582 C641 C584 C583 C587 C588 C586 C640 C638
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2 0.01uF_16V 2 0.01uF_16V 2 0.01uF_16V 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v

To CPU power sense

Place CAPs close to DIMM

+V0.9S +V0.9S
12-,19-,23- 12-,19-,23-

R616 1 2 47_5% 17-,21- MA_A(0) R600 1 2 47_5% 17-,22- MB_A(0)


R632 1 2 47_5% 17-,21- MA_A(1) R609 1 2 47_5% 17-,22- MB_A(1)
R620 1 2 47_5% 17-,21- MA_A(2) R597 1 2 47_5% 17-,22- MB_A(2)
R629 1 2 47_5% 17-,21- MA_A(3) R608 1 2 47_5% 17-,22- MB_A(3)
R619 1 2 47_5% 17-,21- MA_A(4) R599 1 2 47_5% 17-,22- MB_A(4)
R631 1 2 47_5% 17-,21- MA_A(5) R607 1 2 47_5% 17-,22- MB_A(5)
R618 1 2 47_5% 17-,21- R598 1 2 47_5% 17-,22-
MA_A(6) MB_A(6)
R617 1 2 47_5% 17-,21- MA_A(7) R606 1 2 47_5% 17-,22- MB_A(7)
R630 1 2 47_5% 17-,21- MA_A(8) R612 1 2 47_5% 17-,22- MB_A(8)
R625 1 2 47_5% 17-,21- MA_A(9) R611 1 2 47_5% 17-,22- MB_A(9)
R626 1 2 47_5% 17-,21- MA_A(10) R613 1 2 47_5% 17-,22- MB_A(10)
R621 1 2 47_5% 17-,21- MA_A(11) R604 1 2 47_5% 17-,22- MB_A(11)
R624 1 2 47_5% 17-,21- MA_A(12) R610 1 2 47_5% 17-,22- MB_A(12)
R651 1 2 47_5% 17-,21- MA_A(13) R643 1 2 47_5% 17-,22- MB_A(13)
R622 1 2 47_5% 17-,21- MA_A(14) R603 1 2 47_5% 17-,22- MB_A(14)
R594 1 2 47_5% 17-,21- MA_A(15) R602 1 2 47_5% 17-,22- MB_A(15)
R627 1 2 47_5% 17-,21- R614 1 2 47_5% 17-,22-
MA_BA0 MB_BA0
R615 1 2 47_5% 17-,21- MA_BA1 R605 1 2 47_5% 17-,22- MB_BA1
R623 1 2 47_5% 17-,21- MA_BA2 R592 1 2 47_5% 17-,22- MB_BA2
R649 1 2 47_5% 17-,21- MA_CS0# R642 1 2 47_5% 17-,22- MB_CS0#
R654 1 2 47_5% 17-,21- MA_CS1# R646 1 2 47_5% 17-,22- MB_CS1#

R595 1 2 47_5% 17-,21- MA_CKE0 R591 1 2 47_5% 17-,22- MB_CKE0


R593 1 2 47_5% 17-,21- MA_CKE1 R590 1 2 47_5% 17-,22- MB_CKE1
R652 1 2 47_5% 17-,21- MA_CAS# R647 1 2 47_5% 17-,22- MB_CAS#
R648 1 2 47_5% 17-,21- R601 1 2 47_5% 17-,22-
MA_RAS# MB_RAS#
R628 1 2 47_5% 17-,21- MA_WE# R644 1 2 47_5% 17-,22- MB_WE#
R650 1 2 47_5% 17-,21- MA_ODT0 R641 1 2 47_5% 17-,22- MB_ODT0
R653 1 2 47_5% 17-,21- R645 1 2 47_5% 17-,22-
MA_ODT1 MB_ODT1

INVENTEC
TITLE
PIAGET_UMA
DDR2-DAMPING
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 23 OF 56
U1-1
PART 1 OF 6
16- Y25 D24 16-
L0_CADOUT0 HT_RXCAD0P HT_TXCAD0P L0_CADIN0
16- Y24 D25 16-
L0_CADOUT0# 16- V22
HT_RXCAD0N HT_TXCAD0N
E24 16- L0_CADIN0#
L0_CADOUT1 HT_RXCAD1P HT_TXCAD1P L0_CADIN1
16- V23 E25 16-
L0_CADOUT1# HT_RXCAD1N HT_TXCAD1N L0_CADIN1#
16- V25 F24 16-
L0_CADOUT2 16- V24
HT_RXCAD2P HT_TXCAD2P
F25 16- L0_CADIN2
L0_CADOUT2# HT_RXCAD2N HT_TXCAD2N L0_CADIN2#
16- U24 F23 16-
L0_CADOUT3 HT_RXCAD3P HT_TXCAD3P L0_CADIN3
16- U25 F22 16-
L0_CADOUT3# 16- T25
HT_RXCAD3N HT_TXCAD3N
H23 16- L0_CADIN3#
L0_CADOUT4 HT_RXCAD4P HT_TXCAD4P L0_CADIN4
16- T24 H22 16-
L0_CADOUT4# HT_RXCAD4N HT_TXCAD4N L0_CADIN4#
16- P22 J25 16-
L0_CADOUT5 HT_RXCAD5P HT_TXCAD5P L0_CADIN5
16- P23 J24 16-
L0_CADOUT5# HT_RXCAD5N HT_TXCAD5N L0_CADIN5#
16- P25 K24 16-
L0_CADOUT6 16- P24
HT_RXCAD6P HT_TXCAD6P
K25 16- L0_CADIN6
L0_CADOUT6# HT_RXCAD6N HT_TXCAD6N L0_CADIN6#
16- N24 K23 16-
L0_CADOUT7 HT_RXCAD7P HT_TXCAD7P L0_CADIN7
16- 16-

HYPER TRANSPORT CPU I/F


N25 K22
L0_CADOUT7# HT_RXCAD7N HT_TXCAD7N L0_CADIN7#
16- AC24 F21 16-
L0_CADOUT8 HT_RXCAD8P HT_TXCAD8P L0_CADIN8
16- AC25 G21 16-
L0_CADOUT8# 16- AB25
HT_RXCAD8N HT_TXCAD8N
G20 16- L0_CADIN8#
L0_CADOUT9 HT_RXCAD9P HT_TXCAD9P L0_CADIN9
16- AB24 H21 16-
L0_CADOUT9# HT_RXCAD9N HT_TXCAD9N L0_CADIN9#
16- AA24 J20 16-
L0_CADOUT10 16- AA25
HT_RXCAD10P HT_TXCAD10P
J21 16- L0_CADIN10
L0_CADOUT10# HT_RXCAD10N HT_TXCAD10N L0_CADIN10#
16- Y22 J18 16-
L0_CADOUT11 HT_RXCAD11P HT_TXCAD11P L0_CADIN11
16- Y23 K17 16-
L0_CADOUT11# 16- W21
HT_RXCAD11N HT_TXCAD11N
L19 16- L0_CADIN11#
L0_CADOUT12 HT_RXCAD12P HT_TXCAD12P L0_CADIN12
16- W20 J19 16-
L0_CADOUT12# HT_RXCAD12N HT_TXCAD12N L0_CADIN12#
16- V21 M19 16-
L0_CADOUT13 16- V20
HT_RXCAD13P HT_TXCAD13P
L18 16- L0_CADIN13
L0_CADOUT13# HT_RXCAD13N HT_TXCAD13N L0_CADIN13#
16- U20 M21 16-
L0_CADOUT14 HT_RXCAD14P HT_TXCAD14P L0_CADIN14
16- U21 P21 16-
L0_CADOUT14# HT_RXCAD14N HT_TXCAD14N L0_CADIN14#
16- U19 P18 16-
L0_CADOUT15 HT_RXCAD15P HT_TXCAD15P L0_CADIN15
16- U18 M18 16-
L0_CADOUT15# HT_RXCAD15N HT_TXCAD15N L0_CADIN15#
L0_CLKOUT0 16- T22 H24 16- L0_CLKIN0
HT_RXCLK0P HT_TXCLK0P
L0_CLKOUT0# 16- T23 H25 16- L0_CLKIN0#
HT_RXCLK0N HT_TXCLK0N
L0_CLKOUT1 16- AB23 L21 16- L0_CLKIN1
HT_RXCLK1P HT_TXCLK1P
L0_CLKOUT1# 16- AA22 L20 16- L0_CLKIN1#
HT_RXCLK1N HT_TXCLK1N

L0_CTLOUT0 16- M22 M24 16- L0_CTLIN0


HT_RXCTL0P HT_TXCTL0P
L0_CTLOUT0# 16- M23 M25 16- L0_CTLIN0#
HT_RXCTL0N HT_TXCTL0N
L0_CTLOUT1 16- R21 P19 16- L0_CTLIN1
HT_RXCTL1P HT_TXCTL1P
L0_CTLOUT1# 16- R20 R18 16- L0_CTLIN1#
HT_RXCTL1N HT_TXCTL1N

C23 B24 HT_TXCALP 1 2 HT_TXCALN


HT_RXCALP HT_TXCALP
1 2 A24
HT_RXCALN HT_TXCALN
B25 R636 301_1%
R637
301_1% ATI_RS780_FCBGA_528P
Please close to NB balls
Please close to NB balls
U1-4
PAR 4 OF 6
AB12 AA18
MEM_A0_NC MEM_DQ0_DVO_VSYNC_NC
AE16 AA20
MEM_A1_NC MEM_DQ1_DVO_HSYNC_NC
V11 AA19
MEM_A2_NC MEM_DQ2_DVO_DE_NC
AE15 Y19
MEM_A3_NC MEM_DQ3_DVO_D0_NC
AA12 V17
MEM_A4_NC MEM_DQ4_NC
AB16 AA17
MEM_A5_NC MEM_DQ5_DVO_D1_NC
AB14 AA15
MEM_A6_NC MEM_DQ6_DVO_D2_NC
AD14 Y15
MEM_A7_NC MEM_DQ7_DVO_D4_NC
AD13 MEM_A8_NC MEM_DQ8_DVO_D3_NC AC20
AD15 AD19
MEM_A9_NC MEM_DQ9_DVO_D5_NC
AC16 AE22
MEM_A10_NC MEM_DQ10_DVO_D6_NC
AE13 MEM_A11_NC MEM_DQ11_DVO_D7_NC AC18
AC14 AB20
MEM_A12_NC MEM_DQ12_NC
Y14 AD22
MEM_A13_NC MEM_DQ13_DVO_D9_NC
MEM_DQ14_DVO_D10_NC AC22
AD16 AD21
MEM_BA0_NC MEM_DQ15_DVO_D11_NC
AE17
MEM_BA1_NC
AD17 Y17
MEM_BA2_NC MEM_DQS0P_DVO_IDCKP_NC
W18
MEM_DQS0N_DVO_IDCKN_NC
W12 AD20
Y12
MEM_RAS#_NC MEM_DQS1P_NC
AE21
+V1.8S
MEM_CAS#_NC MEM_DQS1N_NC
SBD_MEM/DVO_I/F

AD18 13-,14-,18-,26-,27-,32-,53-
MEM_WE#_NC
AB13 W17
MEM_CS#_NC MEM_DM0_NC
AB18 AE19
V14
MEM_CKE_NC MEM_DM1_DVO_D8_NC +V1.1S
MEM_ODT_NC
AE23 11-,25-,26-,27-,53-
IOPLLVDD18_NC
V15 AE24
MEM_CKP_NC IOPLLVDD_NC
W14
MEM_CKN_NC
IOPLLVSS_NC AD23
AE12
MEM_COMPP_NC
AD12 AE18
MEM_COMPN_NC MEM_VREF_NC
C92 C91
ATI_RS780_FCBGA_528P 1 1
2 2
2.2uF_6.3v_OPEN 2.2uF_6.3v_OPEN

INVENTEC
TITLE
PIAGET_UMA
RS780-1
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 24 OF 56
U1-2
PART 2 OF 6 C631
D4
GFX_RX0P
A5 HDMI_TX0P 0.1uF_16V 28- HDMI_C_TX0P
GFX_TX0P C630
C4
GFX_RX0N
B5 HDMI_TX0N 1 2 0.1uF_16V 28- HDMI_C_TX0N
GFX_TX0N C61
A3
GFX_RX1P
A4 HDMI_TX1P 0.1uF_16V 1 2 28- HDMI_C_TX1P
GFX_TX1P C62
B3
GFX_RX1N
B4 HDMI_TX1N 1 2 0.1uF_16V 28- HDMI_C_TX1N
GFX_TX1N C71
C2
GFX_RX2P
C3 HDMI_TX2P 0.1uF_16V 1 2 28- HDMI_C_TX2P
GFX_TX2P C63
C1
GFX_RX2N GFX_TX2N
B2 HDMI_TX2N 1 2 0.1uF_16V 28- HDMI_C_TX2N
E5 D1 HDMI_TX3P C64 0.1uF_16V 1 2 28- HDMI_C_TX3P
GFX_RX3P GFX_TX3P
F5 D2 HDMI_TX3N 1 2 C65 0.1uF_16V 28-
GFX_RX3N GFX_TX3N HDMI_C_TX3N
G5
GFX_RX4P GFX_TX4P
E2 1 2
G6 GFX_RX4N E1
GFX_TX4N
H5 F4
GFX_RX5P GFX_TX5P
H6 F3
GFX_RX5N GFX_TX5N
J6 GFX_RX6P F1
GFX_TX6P
J5 F2
GFX_RX6N GFX_TX6N
J7 H4
GFX_RX7P GFX_TX7P
J8 H3
GFX_RX7N GFX_TX7N
L5 H1
GFX_RX8P GFX_TX8P
L6 H2
GFX_RX8N GFX_TX8N
M8 J2
GFX_RX9P GFX_TX9P
L8 J1
GFX_RX9N GFX_TX9N
P7 K4
GFX_RX10P GFX_TX10P
M7 K3
GFX_RX10N GFX_TX10N

PCIE I/F GFX


P5 K1
GFX_RX11P GFX_TX11P
M5 K2
GFX_RX11N GFX_TX11N
R8 M4
GFX_RX12P GFX_TX12P
P8 M3
GFX_RX12N GFX_TX12N
R6 GFX_RX13P M1
GFX_TX13P
R5 M2
GFX_RX13N GFX_TX13N
P4 N2
GFX_RX14P GFX_TX14P
P3 GFX_RX14N N1
GFX_TX14N
T4 P1
GFX_RX15P GFX_TX15P
T3 P2
GFX_RX15N GFX_TX15N

45- AE3 AC1 PCIE_TX0 C75 0.1uF_16v 45-


PCIE_C_RX0 GPP_RX0P GPP_TX0P
PCIE_TX0# C73 PCIE_C_TX0
PCIE_C_RX0# 45- AD4
GPP_RX0N GPP_TX0N
AC2 0.1uF_16v 1 2 45- PCIE_C_TX0#
AE2
GPP_RX1P GPP_TX1P
AB4 1 2

PCIE I/F GPP


AD3 AB3
GPP_RX1N GPP_TX1N
AD1 AA2
GPP_RX2P GPP_TX2P
AD2 AA1
GPP_RX2N GPP_TX2N C76
PCIE_C_RX3 48- V5
GPP_RX3P GPP_TX3P
Y1 PCIE_TX3 0.1uF_16v 48- PCIE_C_TX3
48- W6 Y2 PCIE_TX3# C74 0.1uF_16v 1 2 48-
PCIE_C_RX3# GPP_RX3N GPP_TX3N C723 PCIE_C_TX3#
PCIE_C_RX2 47- U5
GPP_RX4P
Y4 PCIE_TX2 0.1uF_16v 1 2 47- PCIE_C_TX2
GPP_TX4P PCIE_TX2# C693
PCIE_C_RX2# 47- U6
GPP_RX4N GPP_TX4N
Y3 0.1uF_16v 1 2 47- PCIE_C_TX2#
U8
GPP_RX5P GPP_TX5P
V1 1 2
U7 V2
GPP_RX5N GPP_TX5N

30- AA8 AD7 A_TX0 C88 0.1uF_16v 30-


A_C_RX0 SB_RX0P SB_TX0P A_TX0# C87 A_C_TX0
A_C_RX0# 30- Y8
SB_RX0N
PCIE I/F SB
SB_TX0N
AE7 0.1uF_16v 1 2 30-
A_C_TX0#
30- AA7 AE6 A_TX1 C86 0.1uF_16v 1 2 30-
A_C_RX1 SB_RX1P SB_TX1P A_TX1# C85 A_C_TX1
A_C_RX1# 30- Y7 SB_RX1N SB_TX1N
AD6 0.1uF_16v 1 2 30-
A_C_TX1#
30- AA5 AB6 A_TX2 C721 0.1uF_16v 1 2 30-
A_C_RX2 SB_RX2P SB_TX2P A_TX2# C722 A_C_TX2
A_C_RX2# 30- AA6
SB_RX2N SB_TX2N
AC6 0.1uF_16v 1 2 30- A_C_TX2#
30- W5 AD5 A_TX3 C83 0.1uF_16v 1 2 30-
A_C_RX3 SB_RX3P SB_TX3P A_TX3# C84 A_C_TX3
A_C_RX3# 30- Y5
SB_RX3N SB_TX3N
AE5 0.1uF_16v 1 2 30- A_C_TX3#
PCE_PCAL 1 2 +V1.1S
AC8 R664 1 2 1.27K_1%
PCE_CALRP_PCE_BCALRP
AB8 11-,24-,26-,27-,53-
PCE_CALRN_PCE_BCALRN PCE_NCAL R665 1 2 2K_1%
ATI_RS780_FCBGA_528P

INVENTEC
TITLE
PIAGET_UMA
RS780-2
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 25 OF 56
7-,8-,10-,13-,14-,15-,20-,21-,22-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- +V3S
+V1.8S
13-,14-,18-,24-,26-,27-,32-,53- 1 L511 2 NB_AVDD
BLM11A221S 1
1 C717
1 C296 C625 1 C629
2 2.2uF_6.3V
2 1000pF_50V 2 2.2uF_6.3V2 4.7uF_6.3V U1-3
PART 3 OF 6
F12 AVDD1_NC TXOUT_L0P_NC A22 29- LVDS_TXDL0+
+V1.8S E12 B22 29-
13-,14-,18-,24-,26-,27-,32-,53-
AVDD2_NC TXOUT_L0N_NC LVDS_TXDL0-
F14 A21 29- LVDS_TXDL1+
AVDDDI_NC TXOUT_L1P_NC
G15 B21 29- LVDS_TXDL1-
1 L506 2
AVSSDI_NC TXOUT_L1N_NC
NB_AVDDQ H15 B20 29-
AVDDQ_NC TXOUT_L2P_NC LVDS_TXDL2+
BLM11A221S 1 NB_AVSSQ H14
AVSSQ_NC TXOUT_L2N_DBG_GPIO0
A20 29- LVDS_TXDL2-
1 C623 A19
C295 TXOUT_L3P_NC
2 2 2.2uF_6.3V E17 B19
1000pF_50V R681 1 2 75_1% 26-,28- F17
C_Pr_DFT_GPIO5 TXOUT_L3N_DBG_GPIO2
CRT_R Y_DFT_GPIO2
F15 B18 29- LVDS_TXDU0+
R680 1 2 75_1% 26-,28-
COMP_P#_DFT_GPIO4 TXOUT_U0P_NC
A18 29-
CRT_G TXOUT_U0N_NC LVDS_TXDU0-
26-,28- G18 A17 29-

CRT/TVOUT
R666 1 75_1% CRT_R RED_DFT_GPIO0 TXOUT_U1P_PCIE_RESET_GPIO3 LVDS_TXDU1+
2 26-,28- G17 B17 29-
CRT_B RED#_NC TXOUT_U1N_PCIE_RESET_GPIO2 LVDS_TXDU1-
CRT_G 26-,28- E18 D20 29- LVDS_TXDU2+
GREEN_DFT_GPIO1 TXOUT_U2P_NC +V1.8S
F18 D21 29- LVDS_TXDU2-
GREEN#_NC TXOUT_U2N_NC
Place close to RS780 CRT_B 26-,28- E19
BLUE_DFT_GPIO3 TXOUT_U3P_PCIE_RESET_GPIO5
D18 13-,14-,18-,24-,26-,27-,32-,53-
F19 D19
If use RS780, R326 will be set up. BLUE#_NC TXOUT_U3N_NC
L6
+V1.1S 28- 29- NB_VDDLTP18 1 2
CRT_HSYNC A11
DAC_HSYNC_PWM_GPIO4 TXCLK_LP_DBG_GPIO1
B16 LVDS_TXCL+
11-,24-,25-,27-,53- CRT_VSYNC 28- B11 A16 29- LVDS_TXCL- C67 BLM11A221S
DAC_VSYNC_PWM_GPIO6 TXCLK_LN_DBG_GPIO3 1
L508 28- E8 D16 29-
NB_PLLVDD DDCDATA DAC_SDA_PCE_TCALRN TXCLK_UP_PCIE_RESET_GPIO4 LVDS_TXCU+
1 2 DDCCLK 28- F8
DAC_SCL_PCE_RCALRN TXCLK_UN_PCIE_RESET_GPIO1
D17 29- LVDS_TXCU- 2 2.2uF_6.3V
BLM11A221S 1
C66 1 2 NB_RSET G14
DAC_RSET_PWM_GPIO1
2.2uF_6.3V R656 715_1% A13 +V1.8S
+V1.8S 2 VDDLTP18_NC
A12 B13 13-,14-,18-,24-,26-,27-,32-,53-
PLLVDD_NC VSSLTP18_NC
13-,14-,18-,24-,26-,27-,32-,53- D14
PLLVDD18_NC
B12 A15

PLL PWR
NB_VDDR18D
1 L3 2
PLLVSS_NC VDDLT18_1_NC
L507 1 2 BLM11A221S NB_PLLVDD18 VDDLT18_2_NC
B15
H17
VDDA18HTPLL VDDLT33_1_NC
A14 BLM11A221S
L504 1 2 BLM11A221S NB_HTPVDD B14
L505 1 2 BLM11A221S NB_VDDA18PCIEPLL D7
VDDLT33_2_NC 1 C52 1 C68
VDDA18PCIEPLL1
1 1 1 E7
VDDA18PCIEPLL2 VSSLT1_VSS
C14 2 0.1uF_16v 2 4.7uF_6.3V
C626 C622 C627 D15

LVTM
VSSLT2_VSS
2.2uF_6.3V 2 2.2uF_6.3V 2 2 2.2uF_6.3V A_RST# 30- D8 SYSRESET# VSSLT3_VSS C16
NB_PWRGD 32- A10 C18

PM
POWERGOOD VSSLT4_VSS
LDTSTOP# 18-,30- C10 C20
LDTSTOP# VSSLT5_VSS
LDT_REQ# 18-,30- C12 ALLOW_LDTSTOP VSSLT6_VSS E20
C22
VSSLT7_VSS
NBHT_CLK 15- C25
HT_REFCLKP
NBHT_CLK# 15- C24 HT_REFCLKN

NBGFX_CLK 15- E11


REFCLK_P_OSCIN_OSCIN
NBGFX_CLK# 26- F11 E9 29- LCM_3S_VDDEN
+V1.8S REFCLK_N_PWM_GPIO3 LVDS_DIGON_PCE_TCALRP
F7 29- INV_PWM_3
LVDS_BLON_PCE_RCALRP
13-,14-,18-,24-,26-,27-,32-,53-
CLK_DVI 15- T2
GFX_REFCLKP LVDS_ENA_BL_PWM_GPIO2
G12 NB_BKLTEN 1 2 29- LCM_3S_BKLTEN

CLOCKs
CLK_DVI# 15- T1
R639 1 GFX_REFCLKN 1 1 R10
4.7K_5% U1 R596 R9 200_5%
GPP_REFCLKP
U2 10K_5%_OPEN 10K_5%_OPEN
GPP_REFCLKN
2 2 2
2 R638 1 26- 15- V4
NBGFX_CLK# CLK_R_PCIE_ALINK GPPSB_REFCLKP_SB_REFCLKP
CLK_R_PCIE_ALINK# 15- V3
2.2K_5% GPPSB_REFCLKN_SB_REFCLKN

LCM_DDCPDATA 29- A9 I2C_DATA


LCM_DDCPCLK 29- B9
I2C_CLK MIS. TMDS_HPD_NC
D9 28- HDMI_HPD
HDMI_R_CLK 28- B8
DDC_CLK0_AUX0P_NC HPD_NC
D10 R61 1 2 100K_5%_OPEN
HDMI_R_DATA 28- A8 DDC_DATA0_AUX0N_NC
B7 D12 32-,39- SUS_STAT#
DDC_CLK1_AUX1P_NC TVCLKIN_PWM_GPIO5
TP1 A7
DDC_DATA1_AUX1N_NC
THERMALDIODE_P AE8 20- H_THERMDA
STRP_DATA 9- B10 AD8 20- H_THERMDC
STRP_DATA THERMALDIODE_N

TP2 G11 D13 1 R640 2


RSVD TESTMODE
1.8K_5%
C8
AUX_CAL_NC
1 1
ATI_RS780_FCBGA_528P
R59 R60
3K_5%_OPEN 150_5%
2 2

INVENTEC
TITLE
PIAGET_UMA
RS780-3
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 18-Mar-2009 SHEET 26 OF 56
+V1.1S U1-6
+V1.1S
11-,24-,25-,26-,27-,53- PART 6/6
11-,24-,25-,26-,27-,53- 1 L5 2 A25
VSSAHT1 VSSAPCIE1
A2
U1-5 BLM18PG221SN1D D23
VSSAHT2 VSSAPCIE2
B1
PART 5/6 E22 D3
1 L4 2
NB_VDDPCIE VSSAHT3 VSSAPCIE3
J17 A6 G22 D5
VDDHT_1 VDDPCIE_1 VSSAHT4 VSSAPCIE4
C90 C676 C675 C677
1 C628 1 C690 1 C692 1 C689
K16 B6 G24 E4
1 1 1 1 VDDHT_2 VDDPCIE_2 1 BLM18PG221SN1D VSSAHT5 VSSAPCIE5
L16 C6 G25 G1
M16
VDDHT_3 VDDPCIE_3
D6
C691 H19
VSSAHT6 VSSAPCIE6
G2
2 4.7uF_6.3V 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v VDDHT_4 VDDPCIE_4 2 0.1uF_16v 2 0.1uF_16v 2 1uF_6.3v 2 1uF_6.3v 2 4.7uF_6.3V VSSAHT7 VSSAPCIE7
P16 E6 J22 G4
+V1.1S VDDHT_5 VDDPCIE_5 VSSAHT8 VSSAPCIE8
R16 F6 L17 H7
VDDHT_6 VDDPCIE_6 VSSAHT9 VSSAPCIE9
11-,24-,25-,26-,27-,53- T16 G7 L22 J4
VDDHT_7 VDDPCIE_7 VSSAHT10 VSSAPCIE10
H8 L24 R7
1 L10 2
VDDPCIE_8 VSSAHT11 VSSAPCIE11
NB_VDDHTRX_PWR H18
VDDHTRX_1 VDDPCIE_9
J9 L25
VSSAHT12 VSSAPCIE12
L1
BLM11A221S G19 K9 M20 L2
1 C716 1 C621 1 C620 1 C674 F20
VDDHTRX_2 VDDPCIE_10
M9 N22
VSSAHT13 VSSAPCIE13
L4
VDDHTRX_3 VDDPCIE_11 VSSAHT14 VSSAPCIE14
+V1.2S L9 2 4.7uF_6.3V 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v E21
VDDHTRX_4 VDDPCIE_12
L9 P20
VSSAHT15 VSSAPCIE15
L7
1 2 D22
VDDHTRX_5 VDDPCIE_13
P9 R19
VSSAHT16 VSSAPCIE16
M6
BLM11A221S B23
VDDHTRX_6 VDDPCIE_14
R9 R22
VSSAHT17 VSSAPCIE17
N4
9-,11-,15-,18-,19-,30-,31-,53- A23
VDDHTRX_7 VDDPCIE_15
T9 +VCC_NB R24
VSSAHT18 VSSAPCIE18
P6
V9 R25 R1
1 L509 2
VDDPCIE_16 VSSAHT19 VSSAPCIE19
NB_VDDHTTX AE25 U9 H20 R2
VDDHTTX_1 VDDPCIE_17 9-,53- VSSAHT20 VSSAPCIE20
BLM11A221S AD24 U22 R4
1 C93 1 C715 1 C713 1 C672 1 C673

GROUND
VDDHTTX_2 VSSAHT21 VSSAPCIE21

POWER
AC23 K12 V19 V7
VDDHTTX_3 VDDC_1 VSSAHT22 VSSAPCIE22
AB22 J14 C679 C77 C72 W22 U4
2 2 2 2 2
4.7uF_6.3V 0.1uF_16v 0.1uF_16v 0.1uF_16v 0.1uF_16v AA21
VDDHTTX_4 VDDC_2
U16
1 1 C681 1 1 W24
VSSAHT23 VSSAPCIE23
V8
1 L510 2
VDDHTTX_5 VDDC_3 VSSAHT24 VSSAPCIE24
Y20 J11 W25 V6
VDDHTTX_6 VDDC_4 2 0.1uF_16v2 0.1uF_16v 2 10uF_6.3V2 10uF_6.3V VSSAHT25 VSSAPCIE25
BLM11A221S W19
VDDHTTX_7 VDDC_5
K15 Y21
VSSAHT26 VSSAPCIE26
W1
V18 M12 AD25 W2
VDDHTTX_8 VDDC_6 VSSAHT27 VSSAPCIE27
U17 VDDHTTX_9 VDDC_7 L14 VSSAPCIE28 W4
T17 L11 L12 W7
+V1.8S R17
VDDHTTX_10 VDDC_8
M13 M14
VSS11 VSSAPCIE29
W8
VDDHTTX_11 VDDC_9 VSS12 VSSAPCIE30
13-,14-,18-,24-,26-,27-,32-,53- P17 VDDHTTX_12 VDDC_10 M15 N13 VSS13 VSSAPCIE31 Y6
M17 N12 P12 AA4
VDDHTTX_13 VDDC_11 VSS14 VSSAPCIE32
L512 VDDC_12
N14 C680 C678 C686 C682 C684 P15
VSS15 VSSAPCIE33
AB5
1 2 NB_VDDA18PCIE J10 P11
1 1 1 1 1 R11 AB1
VDDA18PCIE_1 VDDC_13 VSS16 VSSAPCIE34
BLM11A221S C687 C688 C720 C685 P10 P13 R14 AB7
1 C89 1 C718 1 1 1 1 K10
VDDA18PCIE_2 VDDC_14
P14
2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v
T12
VSS17 VSSAPCIE35
AC3
VDDA18PCIE_3 VDDC_15 VSS18 VSSAPCIE36
2 4.7uF_6.3V 2 4.7uF_6.3V 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v M10 R12 U14 AC4
1 L8 2
VDDA18PCIE_4 VDDC_16 VSS19 VSSAPCIE37
L10 R15 U11 AE1
VDDA18PCIE_5 VDDC_17 VSS20 VSSAPCIE38
BLM11A221S W9 T11 U15 AE4
VDDA18PCIE_6 VDDC_18 VSS21 VSSAPCIE39
H9 T15 V12 AB2
VDDA18PCIE_7 VDDC_19 VSS22 VSSAPCIE40
T10 U12 W11
VDDA18PCIE_8 VDDC_20 VSS23
R10 T14 W15
VDDA18PCIE_9 VDDC_21 VSS24
Y9 J16 AC12 AE14
+V1.8S AA9
VDDA18PCIE_10 VDDC_22
AA14
VSS25 VSS1
D11
VDDA18PCIE_11 VSS26 VSS2
13-,14-,18-,24-,26-,27-,32-,53- AB9 AE10 Y18 G8
VDDA18PCIE_12 VDD_MEM1_NC VSS27 VSS3
AD9 AA11 AB11 E14
VDDA18PCIE_13 VDD_MEM2_NC VSS28 VSS4
AE9 Y11 AB15 E15
1 C624 U10
VDDA18PCIE_14 VDD_MEM3_NC
AD10 AB17
VSS29 VSS5
J15
VDDA18PCIE_15 VDD_MEM4_NC VSS30 VSS6
2 AB10 +V3S AB19 J12
+V1.8S VDD_MEM5_NC VSS31 VSS7
1uF_6.3v F9
VDDG18_1_VDD18_1 VDD_MEM6_NC
AC10 AE20
VSS32 VSS8
K14
13-,14-,18-,24-,26-,27-,32-,53- G9 VDDG18_2_VDD18_2 AB21 VSS33 VSS9 M11
AE11 H11 K11 L15
VDD18_MEM1_NC VDDG33_1_NC 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- VSS34 VSS10
AD11 H12
VDD18_MEM2_NC VDDG33_2_NC
C719 ATI_RS780_FCBGA_528P
1 ATI_RS780_FCBGA_528P 1 C740 1 C683
2 1uF_6.3v_OPEN
2 2
0.1uF_16v 0.1uF_16v

INVENTEC
TITLE
PIAGET_UMA
RS780-4
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 19-Feb-2009 SHEET 27 OF 56
26- 1 L516 2 CRT_L1_R 1 L518 2 CRT_L2_R
CRT_R
56nH_HK100556NK 56nH_HK100556NK

CRT_G 26- 1 L515 2 CRT_L1_G 1 L517 2 CRT_L2_G

56nH_HK100556NK 56nH_HK100556NK

CRT_B 26- 1 L513 2 CRT_L1_B 1 L514 2 CRT_L2_B

56nH_HK100556NK C726 C748 56nH_HK100556NK


1 C457 1 C455 1 C456 1 1 1 C749 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
2 5pF_50V 2 5pF_50V 2 5pF_50V 2 2 2 +V3S
6.2pF_50V 6.2pF_50V 6.2pF_50V

1 2
PLACE C455 C456 C457 CLOSE TO RS780 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
R63 10K_5%
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
10K_5% R64
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- +V3S +V5S
2 1
+V5S
U2
1 16CRT_VSYNC_AMP
VCC-SYNC SYNC_OUT2
2 15 26-
3
VCC-VIDEO SYNC_IN2
14 CRT_HSYNC_AMP
CRT_VSYNC
Q546 3 VIDEO_1 SYNC_OUT1
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 4 13 26-
13-,14- 1G
D
5
VIDEO_2 SYNC_IN1
12
CRT_HSYNC
+V3S SLP_S3_5R VIDEO_3 DDC_OUT2
S
6 11
GND DDC_IN2
AO3409 2
7 10
VCC-DCC DDC_IN1
8 9
BYP DDC_OUT1

C80 NXP_IP4772CZ16_SSOP_16P
C725 1 C81 1 1
1 1
CN12
R705 R706 0.1uF_16v 2 0.1uF_16v 2 2 0.1uF_16v
1
1 1 1
4.7K_5% 4.7K_5% 2
2
2 2 R88 R87 3
3
2K_5% 2K_5% 4
4
2 2 CN13 C79 C78 5
25- 1
1 1 6
5
HDMI_C_TX0P 1 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 1 1 7 6
2 0.1uF_16v 2 1uF_10V 2
25- 3
2 +V3S R68 R69 8
7
HDMI_C_TX0N 3 8
HDMI_C_TX1P 25- 4
4
2.2K_5% 2.2K_5% 9
9
5 2 2 10
5 10
HDMI_C_TX1N 25- 6 11
6 CRT_CONN_DDCDATA 11
HDMI_C_TX2P 25- 7 12 G1
2 22_5% CRT_CONN_HSYNC
7 1 1 R67 12 G
8 1 13 G2
8 R65 R66 13 G
HDMI_C_TX2N 25- 9 R62 1 2 22_5% CRT_CONN_VSYNC 14
9 CRT_CONN_DDCCLK 14
HDMI_C_TX3P 25- 10
10
2.2K_5% 2.2K_5% 15
15
11 2 2
11 26-
HDMI_C_TX3N 25- 12
12 DDCDATA 26-
13 SYN_070112FR015S230ZR_15P
14
13 DDCCLK
HDMI_CONN_DA 14
15 G1
15 G
HDMI_R_CLK 26- HDMI_CONN_CK 16 G2
16 G
17 G3
1 3 17 G
18 G4
18 G
19
R116
R115

R117
R118

Q522 S D 19
R91
R92

R93
R90

FDV301N
G 1 1 1 1 1 1 1 1
26-
2 LOTES_ABA_HDM_032_P03_19P
HDMI_R_DATA
1 3
2 2 2 2 2 2 2 2
715_1%
715_1%
715_1%
715_1%
715_1%
715_1%
715_1%
715_1%

Q523 S D
FDV301N 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
+V3S
G +V3S
2
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

+V5S 3 D Q528
G 1 1 R736 2
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
1 S 10K_5%
R89 2 SSM3K7002F
1K_5% 26-
1
Q17 3 HDMI_HPD R737
2 D
1

SSM3K7002F 2
1G
S
R735
10K_5%
200K_5%_OPEN
2 INVENTEC
2 TITLE
PIAGET_UMA
CRT
SIZE CODE DOC. NUMBER REV
Q1074 Q1073 Q1075 Please close to HDMI Connector CHANGE by
A3 CS
SHEET
1310A2252201
OF
A01
Kevin Hsiao 3-Mar-2009 28 56
+V3S +V3S_VDD_EN
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

S
2
Q1
1
1G D
PMV65XP
R5 3
47K_5%
2 C7
1 1 C10 1 C5 1
1 R4 2 R6 2
100_5% 10uF_6.3V_OPEN2 0.1uF_16v2 47pF_50V_OPEN
Q7 3 47K_5% 1 C22
D 2
LCM_3S_VDDEN 1G 2 0.01uF_16v
26-
S D
3
1G Q8
SSM3K7002F 2 SSM3K7002F
S
2

+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

1 1 1
C6
R2 R1 0.1uF_16v 2
4.7K_5% 4.7K_5% CN2
2 2 1 1
2 2
3 3
LCM_DDCPCLK 26- 4 4
5 5
LCM_DDCPDATA 26- 6 6
26- 7 7
LVDS_TXDL0-
LVDS_TXDU0- 26- 8 8
26- 9 9
LVDS_TXDL0+
26- 10 10
LVDS_TXDU0+
11 11
12 12
26- 13 13
LVDS_TXDL1-
LVDS_TXDU1- 26- 14 14
26- 15 15
LVDS_TXDL1+
26- 16 16
LVDS_TXDU1+
17 17
18 18
LVDS_TXDL2- 26- 19 19
+V3S 26- 20 20
LVDS_TXDU2-
26- 21 21
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- U20 LVDS_TXDL2+
LVDS_TXDU2+ 26- 22 22
1 5 TC7SET08F 23
LID_SW#_3 32-,50- 23
4 24 24
2 26- 25 25
1 C13
LCM_3S_BKLTEN 26- LVDS_TXCL-
26- 26 26
3 LVDS_TXCU-
26- 27 27
2 LVDS_TXCL+
28
1000pF_50v_OPEN LVDS_TXCU+ 26- 28
29 29
30 30
+VBATR 31 31
5-,7-,9-,10-,11-,12-,13-,34-,53- 32 32
33 33
C15 C14 34 34
1 1 32- 35 35
+V5S USB_P7+ 36 ACES_87216_4014_BLK_06_40P
2 4.7uF_25V 2 47pF_50V_OPEN 36
32- 37 37 G G1
USB_P7- 38
8-,13-,14-,20-,28-,31-,32-,35-,37-,42-,43-,47-,53- Q2 38 G G2
2 3 39 39
S D
INV_PWM_3 26- 40 40
SI2301BDS_T1_E3 C3
1 G 1 C12 1 C11 1
1
R18
2 4.7uF_6.3V 2 0.1uF_16v 2 1000pF_50v_OPEN
100K_5%
2

1 R17 2

100K_5%
Q3 3
D
31- 1G
CAM_OFF
S

SSM3K7002F 2

INVENTEC
TITLE
PIAGET_UMA
LCD CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 29 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

A_RST#
26-
R241
U10-1
U18 R240 CLK_TPM R812 1 2 33_5%

PCI CLKS
N2 P4 39- CLK_R3S_TPM
PHP_74LVC1G17_SOT753_5P 5 A_RST# PCICLK0
8.2K_5%_OPEN 1 2 2 33_5% 1 P3
C803 PCICLK1
BUF_PLT_RST# 34-,39-,45-,47-,48- 4 2 A_C_RX0 25- 0.1uF_16v A_RX0 V23 P1 CLK_CBPCI R243 1 2 33_5% 33- CLK_R3S_CBPCI
PCIE_TX0P PCICLK2
1 A_C_RX0# 25- 1 2 C804 0.1uF_16v A_RX0# V22 P2 CLK_KBPCI R831 1 2 33_5% 33-,34- CLK_R3S_KBPCI
PCIE_TX0N PCICLK3
25- C185 0.1uF_16v 1 2 A_RX1 V24 T4 CLK_FWHPCI R828 1 2 33_5% 33-,34-,47-
R236 3 A_C_RX1 PCIE_TX1P PCICLK4 CLK_R3S_FWHPCI
A_C_RX1# 25- 1 2 C186 0.1uF_16v A_RX1# V25 T3 CLK_MINICARD R830 1 2 33_5% 33- CLK_R3S_MINICARD
PCIE_TX1N PCICLK5_GPIO41
20K_5% 25- C184 0.1uF_16v 1 2 A_RX2 U25
A_C_RX2

PCI EXPRESS INTERFACE


PCIE_TX2P
2 A_C_RX2# 25- 1 2 C183 0.1uF_16v A_RX2# U24
C805 PCIE_TX2N
A_C_RX3 25- 0.1uF_16v 1 2 A_RX3 T23 C902 C901 C868
PCIE_TX3P 1 1 1
A_C_RX3# 25- 1 2 C807 0.1uF_16v A_RX3# T22
PCIE_TX3N
1 2 PCIRST#
N1 TP1017
2 22pF_50V 2 22pF_50V 2 22pF_50V
A_C_TX0 25- U22
PCIE_RX0P
A_C_TX0# 25- U21 U2
PCIE_RX0N AD0
A_C_TX1 25- U19 P7
PCIE_RX1P AD1
A_C_TX1# 25- V19 V4
PCIE_RX1N AD2
A_C_TX2 25- R20 T1
PCIE_RX2P AD3
A_C_TX2# 25- R21 V3
PCIE_RX2N AD4
A_C_TX3 25- R18 U1
PCIE_VDDR PCIE_RX3P AD5
A_C_TX3# 25- R17 V1
PCIE_RX3N AD6
+V1.2S 31- V2
AD7
R144 1 2 560_1% PCIE_CALRP T25 T2
PCIE_PVDD PCIE_CALRP AD8
9-,11-,15-,18-,19-,27-,31-,53- R143 1 2 2.05K_1% PCIE_CALRN T24 W1
PCIE_CALRN AD9
T9
1 L17 2
AD10
P24 R6
PCIE_PVDD AD11
BLM11A221S R7
1 C181

PCI INTERFACE
1 AD12
C180 P25 R5
PCIE_PVSS AD13
2 1uF_6.3V 2 10uF_6.3v AD14
U8
U5
AD15
Y7
AD16
W8
AD17
V9
AD18
Y8
AD19
AA8
AD20
Y4
AD21
Y3
AD22
Y2 33-
AD23
AA2
PCI_3S_AD(23)
AD24 33- PCI_3S_AD(24)
AB4 33-
15- N25
AD25
AA1
PCI_3S_AD(25)
CLK_R_PCIE_SB PCIE_RCLKP_NB_LNK_CLKP AD26 33- PCI_3S_AD(26)
CLK_R_PCIE_SB# 15- N24 AB3 33-
PCIE_RCLKN_NB_LNK_CLKN AD27
AB2
PCI_3S_AD(27)
AD28 33- PCI_3S_AD(28)
K23 AC1
NB_DISP_CLKP AD29
K22 AC2
NB_DISP_CLKN AD30

CLOCK GENERATOR
AD1
AD31
M24 W2
NB_HT_CLKP CBE0#
M25 U7
NB_HT_CLKN CBE1#
AA7
CBE2#
P17 Y1
CPU_HT_CLKP CBE3#
M18 AA6
CPU_HT_CLKN FRAME#
W5
DEVSEL#
M23 AA5
SLT_GFX_CLKP IDRY#
M22 Y5
SLT_GFX_CLKN TRDY#
U6
PAR
J19 W6
GPP_CLK0P STOP#
J18 W4
GPP_CLK0N PERR#
V7 34-
L20
SERR#
AC3
PCI_3S_SERR#
GPP_CLK1P REQ0#
L19 AD4
GPP_CLK1N REQ1#
AB7
REQ2#
M19 AE6
GPP_CLK2P REQ3#_GPIO70
M20 AB6
GPP_CLK2N REQ4#_GPIO71
AD2
GNT0#
N22 AE4
GPP_CLK3P GNT1#
P22 AD5
GPP_CLK3N GNT2#
AC6
GNT3#_GPIO72
15- 0_5% 1 2 R750 L18 AE5
SB700_L18 25M_48M_66M_OSC GNT4#_GPIO73
SB_CLKRUN# R807 33_5%
AD6 34-,39-
2 1K_5%_OPEN
CLKRUN# PCI_3S_CLKRUN#
R749 1 J21 V5 2 1
25M_X1 LOCK#
J20
25M_X2
AD3
INTE#_GPIO33
AC4

XTAL
SB_X1 INTF#_GPIO34
A3 AE2

RTC
X1 INTG#_GPIO35
AE3 36-
1 R190 2 1 R196 2 SB_X2 INTH#_GPIO36 PCI_3S_INTH#
B3
X2
G22 33- LPC_CLK0
10M_5% 10M_5% LPCCLK0
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- E22 33- LPC_CLK1
LPCCLK1 +V3S
H24 34-,39-,47-

LPC
+V3S LAD0 LPC_3S_AD(0)
H23 34-,39-,47- LPC_3S_AD(1)
X4 LAD1 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
LDT_REQ# 18-,26- F23 J25 34-,39-,47- LPC_3S_AD(2)
R142 ALLOW_LDTSTP LAD2 1
1 4 1 2 F24 J24 34-,39-,47-
PROCHOT# LAD3 LPC_3S_AD(3) R197
CPU
LDT_PG 18- F22 H25 34-,39-,47-
2 3
10K_5% LDT_PG LFRAME# LPC_3S_FRAME#
C263 C264 LDTSTOP# 18-,26- G25 H22 4.7K_5%
1 1 LDT_STP# LDRQ0#
18- G24 AB8 2
32.768KHz LDT_RST# LDT_RST# LDRQ1#_GNT5#_GPIO68
2 22pF_50v 2 22pF_50v AD7
BMREQ#_REQ5#_GPIO65
V15 34-,39-
SERIRQ PCI_3S_SERIRQ
C3 33-
RTC RTCCLK

C2
RTC_CLK

INTRUDER_ALERT#

B2
+V_RTC +V3AL
VBAT
5-,6-,7-,8-,32-,34-,35-,36-,47-,50-
ATI_SB700_FCBGA_528P
1

3 D19
BAT54C
C876 1 1 C266
CN25
2 +V_RTC2 R264 2 +V_RTC1 1
0.1uF_16v
2 2
1uF_6.3V
1
510_5%
+ - 2

LOTES_AAA_BAT_032_K01_A_2P
INVENTEC
TITLE
PIAGET_UMA
SB700-1
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Mar-2009 SHEET 30 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

C994 C970 C971 C972


1 1 C869 1 1 C865 1 1 C866 1 1 C839 1 C867 1 C871 1 C801

C226 0.01uF_16v
U10-2 2 47pF_50V
2 0.1uF_16v 2
47pF_50V
2 0.1uF_16v 2
47pF_50V
2 0.1uF_16v 2
47pF_50V
2 0.1uF_16v2 2
1uF_6.3v 2
1uF_6.3v 22uF_6.3v
37- SATA_TX0+ AD9 AA24
SATA_C_TX0+ 1 2
SATA_TX0+ IDE_IORDY
SATA_C_TX0- 37- 1 2 SATA_TX0- AE9
SATA_TX0- IDE_IRQ
AA25
C227 0.01uF_16v IDE_A0
Y22 9-,11-,15-,18-,19-,27-,30-,31-,53-

SATA_RX0- 37- AB10


SATA_RX0- IDE_A1
AB23 U10-3 +V1.2S
SATA_RX0+ 37- AC10 Y23 L9 L15

PRIMARY ATA 66/100


SATA_RX0+ IDE_A2 VDDQ_1 VDD_1
AB24 M9 M12
IDE_DACK# VDDQ_2 VDD_2
37- C225 0.01uF_16v SATA_TX1+ AE10 AD25 T15 M14
SATA_C_TX1+ 1 2
SATA_TX1+ IDE_DRQ VDDQ_3 VDD_3
37- 1 2 SATA_TX1- AD10 AC25 U9 N13

CORE S0
SATA_C_TX1- SATA_TX1- IDE_IOR# VDDQ_4 VDD_4 C845 C841 C844 C870 C177

PCI/GPIO I/O
C200 1 1 1 1 1
0.01uF_16v IDE_IOW#
AC24 U16
VDDQ_5 VDD_5
P12
37- AD11 Y25 U17 P14
SATA_RX1- SATA_RX1- IDE_CS1# VDDQ_6 VDD_6 1uF_6.3v 2 1uF_6.3v 2 1uF_6.3v 2 1uF_6.3v 2 22uF_6.3v 2
37- AE11 Y24 V8 R11

SERIAL ATA
SATA_RX1+ SATA_RX1+ IDE_CS3# VDDQ_7 VDD_7
W7 R15
VDDQ_8 VDD_8
AB12 AD24 Y6 T16
SATA_TX2+ IDE_D0_GPIO15 VDDQ_9 VDD_9
AC12 AD23 AA4
SATA_TX2- IDE_D1_GPIO16 VDDQ_10
AE22 AB5
AE12
IDE_D2_GPIO17
AC22 AB21
VDDQ_11 Using +V1.2A for SB700 A11 bug
SATA_RX2- IDE_D3_GPIO18 VDDQ_12
AD12 AD21
SATA_RX2+ IDE_D4_GPIO19
AE20
+V1.2S
IDE_D5_GPIO20 +V3S
AD13 AB20 9-,11-,15-,18-,19-,27-,30-,31-,53-
SATA_TX3+ IDE_D6_GPIO21
AE13 AD19 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
SATA_TX3- IDE_D7_GPIO22 SB_PWR_CKVDD L16

IDE/FLASH I/O

CLKGEN I/O
AE19 Y20 L21 2 1
IDE_D8_GPIO23 VDD33_18_1 CKVDD_1.2V_1
AB14 AC20 AA21 L22 C846 C179 C178 1BLM11A221S
AC14
SATA_RX3- IDE_D9_GPIO24
AD20
+V1.2S 1 C802 1
C838 1
C800 1
C836
AA22
VDD33_18_2 CKVDD_1.2V_2
L24
C808 1 1 1
SATA_RX3+ IDE_D10_GPIO25 VDD33_18_3 CKVDD_1.2V_3
AE21 9-,11-,15-,18-,19-,27-,30-,31-,53- 2 22uF_6.3v 2 2 2 AE25 L25 2 2 2
IDE_D11_GPIO26 0.1uF_16v 0.1uF_16v 0.1uF_16v VDD33_18_4 CKVDD_1.2V_4 0.1uF_16v 2 1uF_6.3v 1uF_6.3v 10uF_6.3v
AE14 AB22
AD14
SATA_TX4+ IDE_D12_GPIO27
AD22
PCIE_VDDR
SATA_TX4- IDE_D13_GPIO28
AE23
IDE_D14_GPIO29 30-
AD15 AC23
1 L522 2
SATA_RX4- IDE_D15_GPIO30 +V3A
AE15
SATA_RX4+
BLM11A221S 1 C182 1 C806 1 C843 1 C842 1 C840 POWER 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-

AB16
SATA_TX5+
AC16 2 2 1uF_6.3v 2 2
1 L521 2
SATA_TX5- 0.1uF_16v 0.1uF_16v C872 1 C852 1 C265 1
2 22uF_6.3V 1uF_6.3v P18
SPIROM
PCIE_VDDR_1
AE16 G6 34- BLM11A221S P19
SATA_RX5- SPI_DI_GPIO12 SPO PCIE_VDDR_2 0.1uF_16v 2 0.1uF_16v 2 22uF_6.3v 2
AD16 D2 34- P20

A-LINK I/O
R810 SATA_RX5+ SPI_DO_GPIO11 SPI PCIE_VDDR_3
D1 34- SPI_CLK P21 A17
1K_1% SPI_CLK_GPIO47 PCIE_VDDR_4 S5_3.3V_1
1 2 V12
SATA_CAL SPI_HOLD#_GPIO31
F4 R22
PCIE_VDDR_5 S5_3.3V_2
A24

3.3V_S5 I/O
F3 34- SPI_CE# R24 B17
+V1.2S 31- Y12
SPI_CS#_GPIO32 +V3S R25
PCIE_VDDR_6 S5_3.3V_3
J4
SATA_X1 SATA_X1 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- PCIE_VDDR_7 S5_3.3V_4
9-,11-,15-,18-,19-,27-,30-,31-,53- U15 34- KBC_SIO_RST# J5
LAN_RST#_GPIO13 S5_3.3V_5
SATA_X2 31-AA12 J1 52- LED_ACC# L1
PLLVDD_SATA SATA_X2 ROM_RST#_GPIO14 S5_3.3V_6 +V1.2A
2 2 2 L2
S5_3.3V_7
52- W11 M8 47- WXMIT_OFF# 9-,31-
SATA_ACT_LED# SATA_ACT#_GPIO67 FANOUT0_GPIO3
M5 44-
R835 R813 R811
L528 FANOUT1_GPIO48 MDM_DIS# +V1.2S
1 2 AA11 M7 AA14
PLLVDD_SATA_1 FANOUT2_GPIO49 10K_5% 10K_5% 10K_5% AVDD_SATA_1 C873 1 C874 1
BLM11A221S 29- 1 1 1 AB18
CAM_OFF 9-,11-,15-,18-,19-,27-,30-,31-,53-
AVDD_SATA_4
P5 1 2 AA15
0.1uF_16v 2 0.1uF_16v 2

CORE S5
C863 FANIN0_GPIO50 AVDD_SATA_2

SATA I/O
1
W12 P8 L23 AA17 G2
XTLVDD_SATA FANIN1_GPIO51 AVDD_SATA AVDD_SATA_3 S5_1.2V_1
2 1uF_6.3v R8 BLM11A221S AC18 G4
FANIN2_GPIO52 AVDD_SATA_5 S5_1.2V_2 +V1.2A
AD17
R192 AVDD_SATA_6
C6 1 2 1 2 AE17
SATA PWR

TEMP_COMM AVDD_SATA_7 9-,31-


B6 L24
TEMPIN0_GPIO61 150_5% 1 C199 1 C833 1 C837
A6 BLM11A221S C878 1 C877 1 C879 1
TEMPIN1_GPIO62
A5 2 10uF_6.3v 2 0.1uF_16v 2 0.1uF_16v A10
TEMPIN2_GPIO63 USB_PHY_1.2V_1
B5 B10
0.1uF_16v 2 0.1uF_16v 2 2.2uF_6.3V 2
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
TEMPIN3_TALERT#_GPIO64 USB_PHY_1.2V_2
+V3S
A4
HW MONITOR

XTLVDD_SATA VIN0_GPIO53
B4 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
VIN1_GPIO54
C4
VIN2_GPIO55 +V3A +V3S
1 2 D4
VIN3_GPIO56 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- 1 C834 1 C832 1 C835
L527 D5 A16 AE7 +V5S
1 C864 VIN4_GPIO57 AVDDTX_0 V5_VREF
BLM11A221S D6 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v B16
VIN5_GPIO58 R193 AVDDTX_1 D16 1
1uF_6.3v A7 1 2 C16 J16 8-,13-,14-,20-,28-,29-,32-,35-,37-,42-,43-,47-,53-
2 VIN6_GPIO59 AVDDTX_2 AVDDCK_3.3V CHENMKO_BAT54_3P

PLL
B7 D16
VIN7_GPIO60 10K_5% AVDDTX_3
D17 K17 3 R249
+V3A AVDDTX_4 AVDDCK_1.2V SB_V5VREF
E17 2 1

USB I/O
AVDDTX_5
F15 E9
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- AVDDRX_0 AVDDC 1 C228 1K_5%
F6 F17
AVDD AVDDRX_1
F18 2 1uF_6.3v
AVDDRX_2
G7 G15
AVSS AVDDRX_3
G17
AVDDRX_4
ATI_SB700_FCBGA_528P G18
AVDDRX_5

+V3A ATI_SB700_FCBGA_528P 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-
+V3S

1 L20 2 SB_AVDDTX AVDDCK_3.3 2


L22 1

BLM11A221S C198 C853 C850 C849 C851 1


BLM11A221S
1 1 1 1 1 C848
2 2.2uF_6.3V
22uF_6.3v 2 0.1uF_16v 2 0.1uF_16v 2
0.1uF_16v 2
0.1uF_16v 2
1 L21 2
31- BLM11A221S
SATA_X1 +V1.2S
+V3A 9-,11-,15-,18-,19-,27-,30-,31-,53-
1 R198 2 31- SATA_X2 AVDDCK_1.2 L525
2 1
10M_5% 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- L529 SB_AVDDC
X2
2 1 BLM11A221S
BLM11A221S C875 1 1 C854
1 2
1 C847
0.1uF_16v 2 2 2.2uF_6.3V
C230 1
25MHz
1 C229 2 2.2uF_6.3V
10pF_50v 10pF_50v
2 2

INVENTEC
TITLE
PIAGET_UMA
SB700-2
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 31 OF 56
+V3AL
5-,6-,7-,8-,30-,34-,35-,36-,47-,50- +V3A +V3A
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-
1 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-
R263 2
C276 30K_5%
4.7uF_6.3v 5 PHP_74LVC1G17_SOT753_5P
2 R235
34-,45-,50- 2 4
PWR_SWIN#_3 10K_5%
+V3S 1 2 U17
1 U10-4
E1 C8 15- CLK_R3S_SB48
3 45- E2
PCI_PME#_GEVENT4# USBCLK_14M_25M_48M_OSC
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
PCIE_WAKE# RI#_EXTEVNT0# R817
H7
USB MISC G8 SB_USB_RCOMP 1 2
1 SLP_S2_GPM9# USB_RCOMP
5-,8-,13-,34-,43-,45-,48- TP47 F5

ACP / WAKE UP EVENTS


R816 SLP_S3#_3R
13-,38-
SLP_S3# 11.8K_1%
TP27 G1 E6
SLP_S5#_3R SLP_S5# USB_FSDP13+

USB 1.1
4.7K_5% H2
PWR_BTN# USB_FSDM13-
E7
2 K3 Place close to SB balls
SUS_STAT#
SUS_STAT# 26-,39- SB_PWRGD 10-,34- TP68 H1 F7
PWR_GOOD USB_FSDP12+
H5 E8
TEST2 USB_FSDM12-
+V3A CHENMKO_BAT54_3P H4
TEST1
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- H3 H11 47- USB_P11+
D516 TEST0 USB_HSDP11+
2 EC_3S_A20GATE 34- SB_EC_GA20IN Y15
GA20IN_GEVENT0# USB_HSDM11-
J10 47- USB_P11-
3 1 SB_3S_KBRST# W15
KBRST#_GEVENT1#
R167 NIC_LINK# 45- K4 E11
LPC_PME#_GEVENT3# USB_HSDP10+
10K_5% RunSCI_EC# 34- K24
LPC_SMI#_EXTEVNT1# USB_HSDM10-
F11
1 3 F1
D S3_STATE_GEVENT5#
PM_3S_KBCCPURST# 34- 1 R166 2 1G Q32 J2 A11
SYS_RESET#_GPM7# USB_HSDP9+
100_5% SSM3K7002F H6
WAKE#_GEVENT8# USB_HSDM9-
B11
+V3S S
F2
2 BLINK_GPM6#
18-,20- TP25 J6 C10
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- H_THERMTRIP# SMBALERT#_THRMTRIP#_GEVENT2# USB_HSDP8+
NB_PWRGD 26-,32- R778 1 2 300_5% SB_NB_PWRGD W14
NB_PWRGD USB_HSDM8-
D10
1

USB 2.0
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
R163 7-,34- D3 G11 29-
+V3S RSMRST# RSMRST# USB_HSDP7+ USB_P7+
2.2K_5%_OPEN H12 29- USB_P7-
USB_HSDM7-
2 32- AE18
2 1 10K_5%
BRD_ID SATA_IS0#_GPIO10
LOM_DISABLE# 45- R164 AD18
CLK_REQ3#_SATA_IS1#_GPIO6 USB_HSDP6+
E12 47- USB_P6+
1 2 AA19 E14 47-
3 D Q533 SMARTVOLT1_SATA_IS2#_GPIO4 USB_HSDM6- USB_P6-
R774 10K_5% W17
CLK_REQ0#_SATA_IS3#_GPIO0
G 1 V17 C12 38-
CLK_REQ1#_SATA_IS4#_FANOUT3_GPIO39 USB_HSDP5+ USB_P5+
NIC_RESET 45- W20 D12 38- USB_P5-
S CLK_REQ2#_SATA_IS5#_FANIN3_GPIO40 USB_HSDM5-
2 SSM3K7002F_OPEN SPKR 41- W21
SPKR_GPIO2
2 15-,20-,21-,22-,32-,36- AA18 B12 38-
SB_3S_SMCLK 15-,20-,21-,22-,32-,36-
SCL0_GPOC0# USB_HSDP4+ USB_P4+
W18 A12 38- USB_P4-
R779 SB_3S_SMDATA R237 1 2 10K_5%
SDA0_GPOC1# USB_HSDM4-
K1
10K_5% SCL1_GPOC2#
R238 1 2 10K_5% K2 G12 40- USB_P3+
SDA1_GPOC3# USB_HSDP3+
1 32-,47- AA20 G14 40-
XMIT_OFF# 47-
DDC1_SCL_GPIO9
GPIO USB_HSDM3- USB_P3-
Y18
WLAN_OFF DDC1_SDA_GPIO8
LOW_BAT#_3 34- C1 H14 38- USB_P2+
LLB#_GPIO66 USB_HSDP2+
47- Y19 H15 38-
BT_OFF SMARTVOLT2_SHUTDOWN#_GPIO5 USB_HSDM2- USB_P2-
G5
DDR3_RST#_GEVENT7#
+V3A A13 48-
USB_HSDP1+ USB_P1+
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- B13 48- USB_P1-
USB_HSDM1-
1
B14 38- USB_P0+
R191 USB_HSDP0+
A14 38- USB_P0-
USB_HSDM0-
10K_5%
2 LID_SW#_3 29-,50- B9 A18
USB_OC6#_IR_TX1_GEVENT6# IMC_GPIO8
SB_ADP_PRES B8 B18
USB_OC5#_IR_TX0_GPM5# IMC_GPIO9
Therm_SCI# 18- A8 F21
USB_OC4#_IR_RX0_GPM4# IMC_PWM0_IMC_GPIO10
A9 D21 SB_SIC
USB_OC3#_IR_RX1_GPM3# SCL2_IMC_GPIO11
E5 F19 SB_SID
USB_OC2#_GPM2# SDA2_IMC_GPIO12
CPPE_NC# 15-,48- F8 E20
USB_OC1#_GPM1# SCL3_LV_IMC_GPIO13
E4 USB OC E21
USB_OC0#_GPM0# SDA3_LV_IMC_GPIO14
E19
IMC_PWM1_IMC_GPIO15
D19 33- GP16
IMC_PWM2_IMC_GPIO16
41-,44- R837 1 2 47_5% AZ_SB_BITCLK M1 E18 33-
AZ_R3S_BITCLK AZ_BITCLK IMC_PWM3_IMC_GPIO17 GP17
AZ_R3S_SDOUT
41-,44- R239 1 2 33_5% M2
AZ_SDOUT
AZ_3S_SDIN0 41- J7 G20
AZ_SDIN0_GPIO42 IMC_GPIO18
MDC_3S_SDIN1 44- J8 G21
AZ_SDIN1_GPIO43 IMC_GPIO19 +V1.8S
L8 D25
AZ_SDIN2_GPIO44 IMC_GPIO20
WOL_EN# M3 D24 13-,14-,18-,24-,26-,27-,53-
AZ_SDIN3_GPIO46 IMC_GPIO21
AZ_R3S_SYNC
41-,44- R836 1 2 33_5% L6
AZ_SYNC IMC_GPIO22
C25
33-,41-,44- R815 1 2 33_5% M4 HD AUDIO C24 NB_PWRGD 26-,32- R776 2 1 470_1%
AZ_R3S_RST# AZ_RST# IMC_GPIO23
L5 B25
AZ_DOCK_RST#_GPM8# IMC_GPIO24
C23
IMC_GPIO25

INTEGRATED uC
+V3S
B24 +V3S
IMC_GPIO26
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- B23
IMC_GPIO27
+V5S A23 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
IMC_GPIO28
C22
IMC_GPIO29
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- A22
IMC_GPIO30 R748 2.2K_5%
B22 15-,20-,21-,22-,32-,36- 1 2
1 INTEGRATED uC IMC_GPIO31 SB_3S_SMCLK
B21
R146 IMC_GPIO32 R775
H19 A21 15-,20-,21-,22-,32-,36- 1 2 2.2K_5%
IMC_GPIO0 IMC_GPIO33 SB_3S_SMDATA
1.5K_5% H20
IMC_GPIO1 IMC_GPIO34
D20
2 H21 C20
1 Q535 1 SPI_CS2#_IMC_GPIO2 IMC_GPIO35
Q31 F25 A20
G G IDE_RST#_F_RST#_IMC_GPO3 IMC_GPIO36
B20
IMC_GPIO37
18- S D D S 15-,20-,21-,22-,32-,36- D22 B19 XMIT_OFF# 32-,47- R777 1 2 100K_5%
CPU_SIC SB_3S_SMCLK E24
IMC_GPIO4 IMC_GPIO38
A19
2 3 3 2 IMC_GPIO5 IMC_GPIO39
E25 D18 32- R165 1 2 10K_5%
SSM3K7002F SSM3K7002F IMC_GPIO6 IMC_GPIO40 BRD_ID
D23 C18
IMC_GPIO7 IMC_GPIO41

+V5S ATI_SB700_FCBGA_528P

1
R145
Q30 1 Q534 1
4.7K_5% G G
2
CPU_SID
18-
2 3
S D

3 2
D S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

SB_3S_SMDATA INVENTEC
SSM3K7002F SSM3K7002F TITLE
PIAGET_UMA
SB700-3
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 32 OF 56
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

+V3S +V3A
5-,7-,9-,13-,14-,31-,32-,35-,45-,47-,50-,53-

1 1 1 1 1 1 1 1
R242 R832 R826 R834 R751 R780 R194 R782
4.7K_5% 10K_5%_OPEN 10K_5%_OPEN 10K_5%_OPEN 10K_5%_OPEN 10K_5%_OPEN 10K_5%_OPEN 2.2K_5%
2 2 2 2 2 2 2 2

CLK_R3S_CBPCI 30-
CLK_R3S_KBPCI 30-,34-
CLK_R3S_FWHPCI 30-,34-,47-
CLK_R3S_MINICARD 30- U10-5
LPC_CLK0 30- A2
VSS_1
LPC_CLK1 30- A25
VSS_2
RTC_CLK 30- B1
VSS_3
AZ_R3S_RST# 32-,41-,44- D7
VSS_4
GP17 32- T10 F20
AVSS_SATA_1 VSS_5
GP16 32- U10 G19
AVSS_SATA_2 VSS_6
U11 H8
AVSS_SATA_3 VSS_7
U12 K9
AVSS_SATA_4 VSS_8
V11 K11
AVSS_SATA_5 VSS_9
V14 K16
1 1 1 1 1 1 1 1 AVSS_SATA_6 VSS_10
W9 L4
AVSS_SATA_7 VSS_11
R244 R833 R827 R829 R752 R783 R814 R781 Y9 L7
AVSS_SATA_8 VSS_12
2.2K_5%_OPEN 4.7K_5% 10K_5%_OPEN 10K_5%_OPEN 4.7K_5% 4.7K_5% 4.7K_5% 2.2K_5% Y11
AVSS_SATA_9 VSS_13
L10
2 2 2 2 2 2 2 2 Y14 L11
AVSS_SATA_10 VSS_14
Y17 L12
AVSS_SATA_11 VSS_15
AA9 L14
AVSS_SATA_12 VSS_16
AB9 L16
AVSS_SATA_13 VSS_17
AB11 M6
AVSS_SATA_14 VSS_18

Required Straps: AB13


AB15
AB17
AVSS_SATA_15
AVSS_SATA_16
VSS_19
VSS_20
M10
M11
M13
AVSS_SATA_17 VSS_21
AC8 M15
AVSS_SATA_18 VSS_22
AD8 N4
AVSS_SATA_19 VSS_23
CLK_R3S AE8 N12
AVSS_SATA_20 VSS_24
CLK_R3S_CBPCI CLK_R3S_KBPCI CLK_R3S_FWHPCI LPC_CLK0 LPC_CLK1 RTC_CLK AZ_RST# GP17 GP16 N14
_MINICARD VSS_25
P6
VSS_26
P9
VSS_27
P10
VSS_28
A15 P11
PULL BOOTFAIL USE RESERVED RESERVED ENABLE PCI CLKGEN INTERNAL EC AVSS_USB_1 VSS_29

GROUND
ROM TYPE B15 P13
TIMER DEBUG MEM BOOT ENABLED RTC ENABLED AVSS_USB_2 VSS_30
C14 P15
ENABLED
HIGH STRAPS DEFAULT H, H = Reserved D8
D9
AVSS_USB_3
AVSS_USB_4
VSS_31
VSS_32
R1
R2
AVSS_USB_5 VSS_33
H, L = SPI ROM D11 R4
AVSS_USB_6 VSS_34
D13 R9
AVSS_USB_7 VSS_35
D14 R10
L, H = LPC ROM
PULL BOOTFAIL
TIMER
IGNORE
DEBUG
DISABLE PCI
MEM BOOT
CLKGEN
DISABLED
EXT. RTC
(PD on X1,
EC
DISABLED L, L = FWH ROM
D15
E15
AVSS_USB_8
AVSS_USB_9
VSS_36
VSS_37
R12
R14
DISABLED STRAPS apply DEFAULT AVSS_USB_10 VSS_38
LOW DEFAULT DEFAULT
DEFAULT DEFAULT
32KHz to
F12
F14
AVSS_USB_11
AVSS_USB_12
VSS_39
VSS_40
T11
T12
RTC_CLK G9 T14
AVSS_USB_13 VSS_41
H9 U4
AVSS_USB_14 VSS_42
H17 U14
AVSS_USB_15 VSS_43
J9 V6
AVSS_USB_16 VSS_44
J11 Y21
AVSS_USB_17 VSS_45
J12 AB1
AVSS_USB_18 VSS_46
J14 AB19
AVSS_USB_19 VSS_47
J15 AB25
AVSS_USB_20 VSS_48
K10 AE1
AVSS_USB_21 VSS_49
K12 AE24
AVSS_USB_22 VSS_50
K14
AVSS_USB_23
K15
AVSS_USB_24
P23
PCIE_CK_VSS_9
PCI_3S_AD(28) 30- R16
PCIE_CK_VSS_10
PCI_3S_AD(27) 30- R19
PCIE_CK_VSS_11
PCI_3S_AD(26) 30- T17
PCIE_CK_VSS_12
PCI_3S_AD(25) 30- U18
PCIE_CK_VSS_13
PCI_3S_AD(24) 30- H18 U20
PCIE_CK_VSS_1 PCIE_CK_VSS_14
PCI_3S_AD(23) 30- J17 V18
PCIE_CK_VSS_2 PCIE_CK_VSS_15
J22 V20
PCIE_CK_VSS_3 PCIE_CK_VSS_16
K25 V21
1 1 1 1 1 1 PCIE_CK_VSS_4 PCIE_CK_VSS_17
M16 W19
R248 R808 R246 R809 R247 R245 PCIE_CK_VSS_5 PCIE_CK_VSS_18
M17 W22
PCIE_CK_VSS_6 PCIE_CK_VSS_19
2.2K_5%_OPEN 2.2K_5%_OPEN 2.2K_5%_OPEN 2.2K_5%_OPEN 2.2K_5%_OPEN 2.2K_5%_OPEN M21
PCIE_CK_VSS_7 PCIE_CK_VSS_20
W24
2 2 2 2 2 2 P16 W25
PCIE_CK_VSS_8 PCIE_CK_VSS_21

F9 L17
AVSSC AVSSCK

ATI_SB700_FCBGA_528P
Debug Straps SB700 HAS 15K INTERNAL PU FOR PCI_AD

PCI_3S_AD(28) PCI_3S_AD(27) PCI_3S_AD(26) PCI_3S_AD(25) PCI_3S_AD(24) PCI_3S_ AD(23)

USE IDE USE DEFAULT


PULL USE
LONG
USE PCI
PLL
USE ACPI
BCLK PLL PCIE STRAPS RESERVED

HIGH RESET
DEFAULT DEFAULT DEFAULT DEFAULT DEFAULT

PULL USE BYPASS BYPASS


ACPI
BYPASS IDE USE EEPROM
INVENTEC
SHORT PCI PLL PLL PCIE STRAPS TITLE
RESET BCLK PIAGET_UMA
LOW SB700-4
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 33 OF 56
+VBATR
5-,7-,9-,10-,11-,12-,13-,29-,53-
CN26
R265 1 1
147_5% 2 CLK_DEBUGPORT 2 +V3S
CLK_R3S_FWHPCI 30-,33-,47- 2
3 3 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
30-,34-,39-,47- 4 4
LPC_3S_FRAME# 5 +V3AL
5 1
BUF_PLT_RST# 30-,39-,45-,47-,48- 6 6 C829 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
7 7 2
8 4.7uF_6.3V C827 0.1uF_16v 1
LPC_3S_AD(0) 30-,34-,39-,47- 8
LPC_3S_AD(1) 30-,34-,39-,47- 9 9 1 2 R990
LPC_3S_AD(2) 30-,34-,39-,47- 10 10 0_5%
30-,34-,39-,47- 11 11 2
LPC_3S_AD(3) 12 0.1uF_16v C826
12
34- 13 13 2 1 C830 C235 C238 C797 C862 C825 C998 C997 C999
8051_TX 34- 14 1 1 1 1 1 1 1 1 1
8051_RX 14
LED_3_NUM# 34- 15 15 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 0.1uF_16v 2 1uF_6.3V 2 1uF_6.3V 2 47pF_50V 2 47pF_50V 2 47pF_50V
KBC_VCC1_PWRGD 34-,35- 16 16
KBC_SPI_CLK 34-,36- 17 17
KBC_SPI_CE# 34-,36- 18 18
KBC_SPI 34-,36- 19 19
KBC_SPO 34-,36- 20 20
21 21 25 G1

119
106
SPI_HOLD# U9

68
15
49

84
58
39
14
22 22 26 G2
23 7-
23 124 21 35-,50-
KBC debug port

VCC0
CAP
VCC2
VCC1
VCC1
VCC1
VCC1
VCC1
VCC1
24 KBC_PWR_ON OUT0 KOS00 SCAN_3S_OUT(0)
24 BAT_GRNLED# 5- 125
OUT1 KOS01
20 35- SCAN_3S_OUT(1)
C480 123
OUT7 KOS02
19 35- SCAN_3S_OUT(2)
ACES_87216_2406_24P 1 32- 122 18 35-
PM_3S_KBCCPURST# OUT8 KOS03 SCAN_3S_OUT(3)
2 20- 121 17 35- SCAN_3S_OUT(4)
PWM_3S_FAN# OUT9 KOS04
0.1uF_16V VCTRL_3 5- 120
OUT10 KOS05
16 35- SCAN_3S_OUT(5)
5-,6- 118 13 35- SCAN_3S_OUT(6)
CHGCTRL_3 36- 107
OUT11 KOS06
12 35-
SPI_WP# GPIO01 KOS07 SCAN_3S_OUT(7)
PWR_SWIN#_3 32-,45-,50- 79 10 35- SCAN_3S_OUT(8)
GPIO02 KOS08
+V3AL 32- 80 9 35- SCAN_3S_OUT(9)
LOW_BAT#_3 35- 81
GPIO03 KOS09
8 35-

Keyboard / Mouse Interface


Genrel Purpose I/O Interface
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
SCAN_3S_OUT(14) GPIO04 KOS10 SCAN_3S_OUT(10)
35- 83 7 35- SCAN_3S_OUT(11)
1 R794 2
SCAN_3S_OUT(15) GPIO05 KOS11
RSMRST# 7-,32- 85
GPIO07 KOS12
6 35- SCAN_3S_OUT(12)
1 10K_5% 1 2 R793 86 5 35-
100_5% GPIO08 KOS13 SCAN_3S_OUT(13)
35- 87 29 35-,50- SCAN_3S_IN(0)
R795
4.7K_5% 2 1 R791 KBD17_ID# 88
GPIO09 KSI0
28 35- SCAN_3S_IN(1)
GPIO11 KSI1
1.2K_1% 4.7K_5% 2 1 R790 89 27 35- SCAN_3S_IN(2)
GPIO012 KSI2
CELLS 5- 90 26 35- SCAN_3S_IN(3)
2 GPIO013 KSI3
A_SD 41-,43- 91 25 35- SCAN_3S_IN(4)
GPIO014 KSI4
BATCON 6- 92 24 35- SCAN_3S_IN(5)
GPIO015 KSI5
THM_MAIN# 6- 101 23 35- SCAN_3S_IN(6)
GPIO016 KSI6
32- 102 22 35- SCAN_3S_IN(7)
EC_3S_A20GATE GPIO017 KSI7
ADP_PS0 61 41 EM_5S_CLK
GPIO019 EMCLK
34- 103 42
LED_3_NUM# GPIO020 EMDAT EM_5S_DATA
5-,8-,13-,32-,43-,45-,48-105 35 35-
+V3AL 10K_5% R155 SLP_S3#_3R GPIO021 IMCLK IM_5S_CLK
1 2 4 36 35-
GPIO024 IMDAT IM_5S_DATA
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
GPIO25_QL 34-,50- 73 40 KB_5S_DATA
+V3AL GPIO025 KDAT
4.7K_5% 1 2 R173 108 38
GPIO026 KCLK
100K_5% 1 2 R220 34- 5-,6-,45- 74 76 32-

Power
LED_3_NUM# 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
ADP_PRES

Mgmt
GPIO027 nEC_SCI RunSCI_EC#

SIRQ
93 55 30-,39-
GPIO028 CLKRUN# PCI_3S_CLKRUN#
4.7K_5% 2 1 R212 34- ADP_PS0 98
GPIO029 SER_IRQ
57 30-,39-
PCI_3S_SERIRQ +V3S
99 54 30-,33-
1.2K_5% 1 2 R769 GPIO030 PCI_CLK CLK_R3S_KBPCI 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
10-,32-,34- SB_PWRGD A_EAPD 41- 100 51 30-,34-,39-,47- LPC_3S_AD(3)
GPIO031 LAD3
30- 126 50 30-,34-,39-,47- LPC_3S_AD(2)
10K_5% 1 2 R798 PCI_3S_SERR# GPIO032 LAD2 1
34-,50- GPIO25_QL SCL_MAIN 6- 112 48 30-,34-,39-,47- LPC_3S_AD(1)
AB1A_CLK LAD1 R771
SDA_MAIN 6- 111
AB1A_DATA
LPC Bus LAD0
46 30-,34-,39-,47- LPC_3S_AD(0)
TP1010 110 Access Bus 52 30-,34-,39-,47- 20K_5%
TP1015
AB1B_CLK LFRAME# LPC_3S_FRAME#
109 Intreface 53 31- KBC_SIO_RST# 2
AB1B_DATA LRESET#
KBC_XTAL2 70 45
XTAL1 LPCPD#
KBC_XTAL1 71 1
XTAL2 GPIO40
CLK_R3S_KBC14 15- 59 2 31-
X3 CLOCKI HSTCLK SPI_CLK +V3AL
ADP_EN 8- 75 3 34-,36- KBC_SPI_CLK
32KHZ_OUT_GPIO22 FLCLK
1 4 10-,32-,34- 60 30 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
SB_PWRGD nRESET_OUT GPIO39
69
TEST_PIN
31 R151 1 2 10K_5%
HSTCS1#
2 3 34-,35- R797 1 2 1K_5% 77 32
1 KBC_VCC1_PWRGD VCC1_PWRGD FLCS1#
BAT_AMBERLED# 5- 113 33 47- GPIO38_WAN
32.768KHz R219 nBAT_LED GPIO38
Using KBC1098, Cf must be changed to 22pF 1 1
115
nPWR_LED Miscellaneous GPIO37
34
C236 10K_5% 114 43
C237 nFDD_LED NC
2 2 2 ADP_PWRID 8- 116 44
GPIO10 NC
33pF_50V 33pF_50V SYS_PWRGD 10-,11- 78
PWEGD
62 R214
GPIO36
34-,36- 95 63
KBC_SPO
31- 96
FLDATAIN GPIO35
64
10K_5%
1 2 1 C828
SPI_CE# HSTCS0# GPIO34
KBC_SPI_CE# 34-,36- 97 65 50- 2 4.7uF_6.3V_OPEN
+V3AL FLCS0# GPIO33 QL_LED#
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- SPI 31- 127 66
HSTDATAOUT NC

AGND
KBC_SPI 34-,36- 128 67
+V3AL FLDATAOUT NC

VSS
VSS
VSS
VSS
VSS
VSS
VSS
94 31- SPO
HSTDATAIN
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-

117
104
82
56
47
37
11

72
34- 8051_TX
SMSC_KBC1091_VTQFP_128P
50- STBY_LED#
U523
1 6 1 R761 2
A1 Y1 2 2
0_5%_OPEN R762 R760
2 5
GND VCC
10K_5% 10K_5%
3 4 1 R759 2
A2 Y2 1 1
0_5%_OPEN
35- LED_3_CAPS#
FAIR_NC7WV07P6X_SC70_6P 34- 8051_RX
If use KBC debug port U523 & CN10 install
R759 & R761 open

U523 (6019B0253201) R759 (60130B0000ZT)


CN10 (6012B0073604) R761 (60130B0000ZT)
INVENTEC
TITLE
PIAGET_UMA
KBC
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 16-Feb-2009 SHEET 34 OF 56
+V3A

5-,7-,9-,13-,14-,31-,32-,33-,45-,47-,50-,53-

1
R49
270_5%
2 FAN_PWM CN6
34- 1 1
LED_3_CAPS# 2 2
3 3
4 +V5S
4
5 5 8-,13-,14-,20-,28-,29-,31-,32-,37-,42-,43-,47-,53-
6 6
KBD17_ID# 34- 7 7
SCAN_3S_OUT(15) 34- 8 8
SCAN_3S_OUT(10) 34- 9 9
SCAN_3S_OUT(11) 34- 10 10 +V5S
SCAN_3S_OUT(14) 34- 11 1 C162
11
SCAN_3S_OUT(13) 34- 12 12
1 1
SCAN_3S_OUT(12) R134 R133 2 680pF_50v
34- 13 13
SCAN_3S_OUT(3) 34- 14 14
SCAN_3S_OUT(6) 34- 15 15 4.7K_5% 4.7K_5% (15/5)
SCAN_3S_OUT(8) 2 2 CN14
34- 16 16
SCAN_3S_OUT(7) 34- 17 17
SCAN_3S_OUT(4) 4 G
34- 18 18 34- 4 G2
SCAN_3S_OUT(2) IM_5S_CLK 3 G
34- 19 19 34- 3
2
G1
SCAN_3S_IN(0) 34-,35-,50- 20 20 IM_5S_DATA 2
SCAN_3S_OUT(1) 1
34- 21 21 1
SCAN_3S_OUT(5) 34- 22 22
SCAN_3S_IN(3) ACES_91518_0040N_001_4P
34-,35- 23 23
SCAN_3S_IN(2) 34-,35- 24 24
SCAN_3S_OUT(0) 34-,50- 25 25
SCAN_3S_IN(5) 34-,35- 26 26
SCAN_3S_IN(4) 34-,35- 27 27 G P1
SCAN_3S_OUT(9) 34- 28 28 G P2
SCAN_3S_IN(6) 34-,35- 29 29
SCAN_3S_IN(7) 34-,35- 30 30
SCAN_3S_IN(1) 34-,35-
TOUCH PAD CNTR
FOX_GB1SV301_160K_F_30P

KEYBOARD CONN

+V3AL
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-

+V3AL +V3AL
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50- 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-

1 R738 1 R739 1 R740 1 R154 1 R741 1 R153 1 R742 1 R152 C278


0.01uF_16v
1 2
2 47K_5% 2 47K_5% 2 47K_5% 2 47K_5% 2 47K_5% 2 47K_5% 2 47K_5% 2 47K_5%
5
1 R268 2 2 4 1 R266 2 34- KBC_VCC1_PWRGD
100K_5% U19 100_5%
2
SCAN_3S_IN(0) 1 C279 3 R267
SCAN_3S_IN(1) PHP_74LVC1G17_SOT753_5P 100K_5%
2 0.1uF_16v
SCAN_3S_IN(2) 1
SCAN_3S_IN(3)
SCAN_3S_IN(4)
SCAN_3S_IN(5)
SCAN_3S_IN(6)
SCAN_3S_IN(7)

U35 should be placed close to KBC

34-,35-,50-
SCAN_3S_IN(7:0)

INVENTEC
TITLE
PIAGET_UMA
KB&TP CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 16-Mar-2009 SHEET 35 OF 56
+V3AL
+V3AL
5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
R114 3.3K_5% 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-,50-
34- 1 2
KBC_SPI_CE#
1 C141 1 C142

2
R113
U5 2 0.1uF_16v 2 4.7uF_6.3V
10K_5% 1 8
CE# VDD

1
34- 2 7 R111 1 2 10K_5%
KBC_SPO SO HOLD#
R112
1 2 3 6 34-
WP# SCK KBC_SPI_CLK
10K_5%_OPEN
4 5 34- KBC_SPI
VSS SI

SST_SST25VF016B_50_4C_S2AF_SOIC_8P

SPI_WP# 34-

SPI Flash

+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,39-,40-,41-,44-,45-,47-,48-,52-,53-

1 R589 2
10K_5% 1 C562 1 C563 1 C564
U511
30- 8 1 2 0.1uF_16v 2 0.01uF_16v 2 4.7uF_6.3V
PCI_3S_INTH# INT_1 VDD_IO
12
SDO
SB_3S_SMDATA 15-,20-,21-,22-,32- 13 6
SDA_SDI_SDO VDD
SB_3S_SMCLK 15-,20-,21-,22-,32- 14
SCL_SPC
7 3
CS RESERVED
9 11
INT_2 RESERVED
2
GND
4
GND
5
GND
10
GND

ST_LIS302DL_TR_LGA_14P

Accelerometer

INVENTEC
TITLE
PIAGET_UMA
SPI & ACCELEROMETER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 36 OF 56
CN22
1
GND
SATA_C_TX0+ 31- 2
A+
SATA_C_TX0- 31- 3
A-
4
31- C823 0.01uF_16v SATA_C_RX0- 5
GND
SATA_RX0- SATA_C_RX0+ B-
SATA_RX0+ 31- 1 2 6
B+
C824 1 2 0.01uF_16v 7
GND
8
CLOSE TO SATA CONN V3.3
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- 9
V3.3
+V5S 10
V3.3
11
GND
12
GND
13
GND
14
V5
15
V5
16
V5
17
GND
C292 18
RESERVED
1 19
GND
2 20
V12
4.7uF_6.3V 21 G1
V12 G1
22 G2
V12 G2

FOX_LD2722F_SRPL6_22P

HDD CONNECTOR
+V5S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

1
C632
2 CN11
0.1uF_16V P6
GND
P5
GND
P4
MD
P3
+5V
P2
+5V
P1
DP
S7
31- C696 0.01uF_16v SATA_C_RX1+ GND
S6
SATA_RX1+ 31- C695 SATA_C_RX1- B+
1 2 0.01uF_16v S5
SATA_RX1- B-
1 2 S4
GND
31- S3
SATA_C_TX1- 31- A-
SATA_C_TX1+ S2 G1
A+ G
S1 G2
GND G

FOX_LN27131_C006_9F_13P

ODD SATA CONNECTOR

INVENTEC
TITLE
PIAGET_UMA
HDD & ODD CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 3-Mar-2009 SHEET 37 OF 56
+V5A_USB_0
38-

C191
1
2
7-,9-,10-,11-,12-,13-,38- +V5A_USB_0 0.1uF_16v
+V5A
U11 (20/5) 38-
1 8 WCM_2012_900T CN17
GND OUT USB_L_P0-
(20/5) 32- 1
USB_P0- VCC
2 7 4 3 2
D-
IN OUT 1 C190 3 G1
USB_L_P0+ D+ G
3 6 2 22uF_6.3V 32- 4 G2
IN OUT USB_P0+ G G
1 2
SLP_S5#_3R 13-,32-,38- 4
EN OC#
5 L25 SYN_020133FR004G576ZL_4P

Close to USB CON


GMT_G545B1P8U_MSOP_8P

+V5A_USB_1
38-

C241
1
7-,9-,10-,11-,12-,13-,38- +V5A_USB_1 2
+V5A 0.1uF_16v
U14 (20/5) 38-
1 8
GND OUT
(20/5) WCM_2012_900T CN23
2 7 32-
USB_L_P2- 1
IN OUT 1 C242 USB_P2- 4 3 2
VCC
D-
3 6 2 22uF_6.3V 3 G1
IN OUT USB_L_P2+ D+ G
32- 4 G2
13-,32-,38- 4 5
USB_P2+ 1 2 G G
SLP_S5#_3R EN OC#
L26 SYN_020133FR004G576ZL_4P
GMT_G545B1P8U_MSOP_8P Close to USB CON

+V5A_USB_2
38-

C171
1
7-,9-,10-,11-,12-,13-,38- +V5A_USB_2
+V5A 2
U521 (20/5) 38- 0.1uF_16v_OPEN
1 8 L14
GND OUT
(20/5) CN504
2 7 32- USB_L_P4- 1
IN OUT 1 C796 USB_P4- 4 3 2
3 6 2 22uF_6.3V 3
IN OUT
32- USB_L_P4+ 4
13-,32-,38- 4 5
USB_P4+ 1 2 5
SLP_S5#_3R EN OC#
WCM_2012_900T 6 G1
GMT_G545B1P8U_MSOP_8P 7 G2
Close to USB CON 8

ACES_8213_0800N_8P
+V5A_USB_3
38-

C794
1
2
0.1uF_16v_OPEN
+V5A_USB_3
+V5A
U520 (20/5) 38-
7-,9-,10-,11-,12-,13-,38- 1 8
GND OUT L19
(20/5) 2 7 32-
USB_L_P5-
IN OUT 1 C795 USB_P5- 4 3
3 6 2 22uF_6.3V
IN OUT
32-
USB_L_P5+
USB_P5+
SLP_S5#_3R 13-,32-,38- 4
EN OC#
5 1 2
WCM_2012_900T
GMT_G545B1P8U_MSOP_8P
Close to USB CON

INVENTEC
TITLE
PIAGET_UMA
USB CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 38 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,40-,41-,44-,45-,47-,48-,52-,53-

CN15
1
1
2
2
3
3
4
4
LPC_3S_AD(0) 30-,34-,47- 5
5
BUF_PLT_RST# 30-,34-,45-,47-,48- 6
6
LPC_3S_AD(1) 30-,34-,47- 7
7
LPC_3S_FRAME# 30-,34-,47- 8 8
LPC_3S_AD(2) 30-,34-,47- 9 G1
9 G
PCI_3S_CLKRUN# 30-,34- 10 G2
10 G
LPC_3S_AD(3) 30-,34-,47- 11 11 G G3
PCI_3S_SERIRQ 30-,34- 12 G4
12 G
CLK_R3S_TPM 30- 13 G5
13 G
SUS_STAT# 26-,32- 14 14 G G6

ACES_88028_1410M_14P_OPEN

TCM CONN

INVENTEC
TITLE
PIAGET_UMA
TCM CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 39 OF 56
+V3S +V3S +VCC_CARD
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
40-
1
R159
0402_OPEN
2 U12
29
15- 1 R160 2 1
TML-PAD
28
CLK_R3S_FM48 EXT48IN GPON7
0_5% 2 27 40- CTRL_1
CHIPRESET# CTRL1
3 26 40- CTRL_3
REXT CTRL3
4 25 40- DATA_1
VD33P DATA1
USB_P3+ 32- 5 24 40- DATA_0
DP DATA0
USB_P3- 32- 6 23 40- DATA_7
DM DATA7
7 22 40- DATA_6
VS33P DATA6
8 21 40- CTRL_0
VDD CTRL0
9 20 40- DATA_5
C204 1 1 C205 10
CF_V33 DATA5
19 40-
V33 CTRL2 CTRL_2
C208 C206 40- 11 18 40-
4.7pF_50v_OPEN 2 2 4.7pF_50v_OPEN 1 1 CTRL_4
40- 12
CTRL4 DATA4
17 40-
DATA_4
XD_CD XDCDN DATA3 DATA_3
C192 40- 13 16 40-
1 2 4.7uF_6.3v 2 2.2uF_6.3V XD_CE# 14
XDCEN DATA2
15 40-
DATA_2
XDCIS XDWPN XDWPN
0.1uF_16v 2
1
ALCOR_AU6433_GEF_GR_QFN_28P
C207 R175 C193
1 1

+V3S 2.2uF_6.3V 2 330_5% 2


0402_OPEN
2
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
1 R176 2
0_5% 1
R177
0_5%_OPEN
2
FOR XD LOGO +VCC_CARD
H: enable
40-
L: disable

For xD Logo
+VCC_CARD +VCC_CARD 1 1
R140 R139
40- 40-
47K_5% 2.4K_1%
2 2
CN19
P21 P3
SD_VCC XD-VCC
FOR SOME CARD CTRL_3 40- P1
SD_CD XD-R-B
P39 40- CTRL_2
40- P2 P40 R141 1 2 0_5% 40- FOR SOME CARD
CTRL_1 SD_WP XD-CD XD_CD
CTRL_2 40- P25 P38 40- CTRL_4
40- 2 R161 1 P20
SD_CMD XD-RE
P37 40-
CTRL_0 SD_CLK XD-CE XD_CE# 1 R138 2
DATA_0 40- P14 P36 40-
0_5% SD_DAT0 XD-CLE CTRL_1
DATA_1 40- P12 P35 40- CTRL_0
SD_DAT1 XD-ALE 0_5%
C194 1 DATA_2 40- P30
SD_DAT2 XD-WE
P34 40- CTRL_3
10pF_50v_OPEN 2 40- P29 P33 40-
1 C172
DATA_3 SD_DAT3 XD-WP XDWPN
40- P27 P32 40- 10pF_50v_OPEN
DATA_4 SD_DAT4 XD-D0 DATA_0 2
40- P23 P10 40-
+VCC_CARD DATA_5 SD_DAT5 XD-D1 DATA_1
40- P18 P9 40-
DATA_6 SD_DAT6 XD-D2 DATA_2
40- P16 P8 40-
40- DATA_7 SD_DAT7 XD-D3 DATA_3
P28 P7 40- DATA_4
MS_VCC XD-D4
C195 C196 CTRL_4 40- P22
MS_INS XD-D5
P6 40- DATA_5
1 1 40- P13 P5 40-
CTRL_0 2 0_5%
MS_BS XD-D6 DATA_6
0.1uF_16v 2 4.7uF_6.3V 2 40- R162 1 P26 P4 40-
CTRL_1 MS_SCLK XD-D7 DATA_7
DATA_0 40- P17 P11
MS_DATA0 7_IN_1-GND 1
DATA_1 40- P15 P31 C173
MS_DATA1 7_IN_1-GND
40- P19 P41 10pF_50v_OPEN
DATA_2 MS_DATA2 SD-CD_WP_GND 2
DATA_3 40- P24 P42
MS_DATA3 SD-CD_WP_GND

C197
1 TAI_R015_A10_LM_42P
10pF_50v_OPEN
2

4 IN 1 Card Reader
(SD/MMC/MS/XD)

INVENTEC
TITLE
PIAGET_UMA
FLASH MEDIA CARD
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 40 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,44-,45-,47-,48-,52-,53-
+VAUDIO_VCC1 +VAUDIO_VCC
Place near pin3 and pin9 each Close to pin3
41-,42- 43-

1 R182 2 1 R841 2
0_5% 1 C215 C218 C216 C217 0_5%
1 1 1
2 4.7uF_6.3V 2 0.1UF_16V 2 0.1UF_16V 2 47pF_50V_OPEN 1 1 1
C248 C252 C247
2 0.1uF_16v_OPEN 2 0.1uF_16v_OPEN 2 10uF_6.3v_OPEN

DGND DGND Place close to pin38 and pin25 each


AUDIO_GND

+VAUDIO_VCC1
41-,42-
C219 C220
1 1
1 2 0.1UF_16V 2 4.7uF_6.3V
C250
1

2 1
R226 C249
ADI_AD1984AJCPZ_RELL_LFCSP_48P Close to the pin1 0.1UF_16V
15K_5% 2 1uF_6.3v

25

38
U15 DGND

1
2
27

DVio

DVdd

DVcore
AVdd

AVdd
VREF_filt
AZ_R3S_SDOUT 32-,44- 5
SDATA_OUT MIC_BIAS_B
AZ_R3S_BITCLK 32-,44- 6 39 43- HP_OUT_L
BIT_CLK Port-A_L
32- R823 1 2 33_5% 8 41 43- AUDIO_GND
AZ_3S_SDIN0 SDATA_IN Port-A_R
C246
HP_OUT_R 42-
32-,44- 10 21 1uF_6.3v 42-
AZ_R3S_SYNC SYNC Port-B_L A_MIC1
AZ_R3S_RST# 32-,33-,44- 11
RESET# Port-B_R
22 1 2 C245 1uF_6.3v
A_MIC2
MIC_BIAS_B
28 1 2
A_EAPD 34- 31
GPIO_1
30 16 43- LINE_OUT_L
GPIO_2 Port-F_L MIC_BIAS_C
A_SD 34-,43- 17 43- LINE_OUT_R
Port-F_R
1 D517 3 1 1 14 23 C244 1uF_6.3v 42- INT_MIC 42-
Port-E_L Port-C_L C243
CHENMKO_BAT54_3P 15
Port-E_R Port-C_R
24 1 2 1uF_6.3v
R821
+VAUDIO_VCC1 R820
0_5%_OPEN
18
NC MIC_BIAS_C
29 1 2
0_5%_OPEN 20
2 2 37
NC
35
+VAUDIO_VCC1
41-,42- NC Port-D_L
40 36 41-,42-
1 1 C883 NC Port-D_R
C882
12pF_50V_OPEN 12pF_50V_OPEN 43 32
1 2 2 NC Mono_out
2.67K_1%
R183 44 13 R180 1 2
NC SENSE_A
10K_5% 45
NC SENSE_B
34 R229 1 2 2.67K_1%

2 2 33 R227 1 2 20_5%
DM_1-2 MIC_Bias_IN
DGND 4 19
C214 DM_3-4 CD_GND
46
R186 DM_CLK
1 2 0.1UF_16V 12
PCBEEP
1 2 100K_5% 1 2 48
SPDIF-OUT
Q34 3 1
C221 1
47 C213
1 C251

DVss

AVss

AVss
D
1 C224 TP1001 EAPD

GND
SPKR 32- 1G 0.1UF_16V R187 1uF_6.3v 4.7uF_6.3v
0.01uF_16v 2 2 R179 1 2 39.2K_1%
S
10K_5% 2 43- SENSE_A_A

26

42

49
SSM3K7002F 2 2

AUDIO_GND AUDIO_GND R181 1 2 20K_1% 42- SENSE_A_B


AUDIO_GND

AUDIO_GND
C253 C212
1 R822 2 1 1
C884 0.1uF_16v
0_5% 2 1uF_6.3v 2 1uF_6.3v
1 2

C896 0.1uF_16v DGND AUDIO_GND


1 2
AUDIO_GND AUDIO_GND

C262 0.1uF_16v Recommend a copper trace about 80 mills


1 2 wide under CODEC (on the GND layer)
bridging the 2 planes across the moat.
C281 0.1uF_16v For pin7,use very direct connection to DGND_AB plane
1 2 plane using double via

C283 0.1uF_16v
1 2

C289 0.1uF_16v
1 2

C290
1 2
0.1uF_16v
INVENTEC
TITLE
AUDIO_GND
PIAGET_UMA
AZALIA CODEC
For EMI Test SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 23-Feb-2009 SHEET 41 OF 56
MIC_BIAS_B
41-

L30 1 JACK1
MIC Jack 1 R260
3K_5%
1 R262
3K_5% HP_OUT_L1 43- 1
R259
2
60.4_1%
1
L27
2 BLM11A121S
BLM11A121S
2
6
HP_OUT_R1 43- 1 2 1 2 3
2 2 R258 60.4_1% 4 G1
HP_JS 43- 5 G2
Close to CODEC FOX_JA6331_813NT5U_7F_6P
C282 C272
JACK2 1 R257 1 1 R261 1 1
EXT_JACK_MIC1 L29
10K_5% 10K_5%
2 2 1 42-
EXT_MIC1 2 2
6 BLM11A121S
EXT_JACK_MIC2 L28 470pF_50v 470pF_50v
3 2 1 42-
EXT_MIC2 2 2 AUDIO_GND
G1 4 BLM11A121S
C277
G2 5 1
FOX_JA6331_813NT5U_7F_6P C275 1 1 C274 1 C270 +V5S 2
0.1uF_16V
470pF_50v2 2 470pF_50v 2
1000pF_50v_OPEN 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,43-,47-,53- AUDIO_GND AUDIO_GND AUDIO_GND
1
41- SGND1 DGND
AUDIO_GND R256 AUDIO_GND
SENSE_A_B
47K_5%
DGND 2 D
3
MIC_SENSE 1G
AUDIO_GND Q39
S SSM3K7002F Use min 20 mils wide trace to JACK pin1
C271 1 2
0.1uF_16v 2
SGND1 Earphone Jack
D17
C2 C1
AUDIO_GND

A CHENMKO_CHPZ6V2_3P Close to R749

DGND MIC_REF1 +VAUDIO_VCC1 MIC_REF1


42- 41-,42- 42-

+VAUDIO_VCC1
1 41-,42-
C881 1
2 0.1uF_16v C259
1 100pF_50v 2
C905
100pF_50v 2 C261 4
AUDIO_GND 10 + U16-C
C903 0.47uF_6.3v
4 OUT 8 41- A_MIC2
3 + U16-A 2 R233 1 1 R234 2 9 -

42-
0.47uF_6.3v
1 R838 2 1 R839 2 2 - OUT
1 41- A_MIC1 EXT. MIC EXT_MIC2 42-
1 2 0_5% 10K_5% 11
TI_TLV2464IPW_TSSOP_14P
C223
EXT_MIC1 TI_TLV2464IPW_TSSOP_14P 33pF_50V
1 2 0_5% 10K_5% C906 1 C260 2 1
11
2 1 33pF_50V 2 R188 1
1 2 68pF_50v
C904
2 R840 1
100K_5%
2 68pF_50v AUDIO_GND
AUDIO_GND 100K_5%
AUDIO_GND

AUDIO_GND

+VAUDIO_VCC1 +VAUDIO_VCC1
MIC_BIAS_C MIC_REF1
41-,42-
41-,42-
41- 42- 1
R184 MIC_REF1
+VAUDIO_VCC1 47K_5% 42-
1
1 41-,42- 2 4 R819
R228
3K_1%
C256
100pF_50v 2 INT. MIC 12 + U16-D
14
100_5%
1 2
2
1 13 - OUT
R185 C222 1 TI_TLV2464IPW_TSSOP_14P 1 C880
4
MIC1 5 + U16-B 47K_5% 11
C254 4.7uF_6.3V 2 2 4.7uF_6.3V
INT_MIC_JACK G1 G 1 1 R230 R231 OUT 7 41- INT_MIC 2
G2 G 2 2 1 2 1 2 6 -
TI_TLV2464IPW_TSSOP_14P
1 2 0_5% 10K_5% C258
ACES_87212_02_2P 0.1uF_16v 11 AUDIO_GND AUDIO_GND
220pF_25v
1 1 2
1

1 C257 C255
47pF_50v R232 AUDIO_GND
D18
PESD5V0U1BB
2
2 68pF_50v
AUDIO_GND
2
100K_5%
1

INVENTEC
AUDIO_GND TITLE
EMI AUDIO_GND AUDIO_GND PIAGET_UMA
2

Earphone & MIC JACK


SIZE CODE DOC. NUMBER REV
AUDIO_GND A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 42 OF 56
+V5S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

C893 1 1 C894

+V5S 1uF_6.3v 2 2 4.7uF_10V


8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
+V5S
C907 1 AUDIO_GND
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
1uF_10v 2
C912 1 1 C914
1uF_10v 2 2 4.7uF_10V
AUDIO_GND

Internal Speaker

30

17

18
U526

8
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
AUDIO_GND

VDD

CPVDD

HPVDD

SPVDD

SPVDD
C909
+V5S 0.047uF_10V 2 7 CN1
C908 SPKR_RIN+ LOUT-
0.047uF_10V SPK_OUT_L- 1
LINE_OUT_R 41- 1 2 1
SPKR_RIN- LOUT+
6 1
FOR 6045C 1 2 C910
SPK_OUT_L+ 2 2
C911
0.047uF_10V 3 19 SPK_OUT_R- 3 3 G G1
0.047uF_10V SPKR_LIN+ ROUT-
41- 1 2 4 20 SPK_OUT_R_+ 4 4 G G2
1 LINE_OUT_L SPKR_LIN- ROUT+
1 2
R846 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53- ACES_87212_0400_4P
C892 0.47uF_6.3v
10K_5% 24
BYPASS GAIN0
31
+V5S
2 1 2 32
GAIN1 1 1 1 1
HP_ENABLE 43- 22
HP_EN
16 42- HP_OUT_L1 2 2 2 2
HP_OUTL R845
23 1 2
SPKR_EN#
Q544 3 15 42- HP_OUT_R1 0_5%_OPEN Close to internal speaker.
C885 2.2uF_6.3V HP_OUTR
HP_OUT_R 41- 26 C2 C1 C9 C8
D HP_INR
1G 100pF_50v 100pF_50v 100pF_50v 100pF_50v
C8861 22.2uF_6.3V
A_SD 34-,41- 10
C1P
HP_OUT_L 41- 27
HP_INL
C913 1 R844
S
1 2 1 2
SSM3K7002F 2
12
C1N
SLP_S3#_3R 25 1uF_10v 2
REG_EN 0_5%
5-,8-,13-,32-,34-,45-,48- +VAUDIO_VCC 29
REG_OUT
41- AUDIO_GND

TML-PAD
CPGND
SPGND

SPGND

CPVSS

HPVSS
AUDIO_GND

GND
1 R847 2 C887 1 1 C888 +V5S

21

11

28

13

14

33
0_5%_OPEN 0.1UF_16V 2 2 10uF_6.3v TI_TPA6041A4RHBR_QFN_32P 1 R843 2
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

FOR 6041 0_5%

1 R842
AUDIO_GND AUDIO_GND AUDIO_GND
0_5%_OPEN
C895 1
1uF_10v 2 2

AUDIO_GND

AUDIO_GND

+V5S
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

2 +V5S
41- SENSE_A_A
R272 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
100K_5%
3
1 D
42- 1G Q43
SSM3K7002F 1
S
HP_JS 2 R255
100K_5%_OPEN
Place near CODEC 2

AUDIO_GND
1 R273 2 43- HP_ENABLE
0_5%
C269
1
2
0.1uF_16V

AUDIO_GND

Close to R748

INVENTEC
TITLE
PIAGET_UMA
AUDIO AMP & HP JACK
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 12-Feb-2009 SHEET 43 OF 56
+V3S
CN18
1 2 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
GND REVERSED
32-,41- 3 4
AZ_R3S_SDOUT SDO REVERSED 20 MIL
5 6
GND 3.3VDUAL
AZ_R3S_SYNC 32-,41- 7 8
SYNC GND
MDC_3S_SDIN1 32- R784 1 2 33_5% 9
SDI GND
10
11 12 32-,41- AZ_R3S_BITCLK
RST# BCLK
1 C855
G1 G4 1 C175
G G
G2 G5
G G
G3 G6 2 2
G G
+V3S 0.1uF_16v 10uF_6.3v
ACES_88020_12101_12P
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

1
R785
10K_5%_OPEN
2

MDM_DIS# 31- 1 5
U524
4
MDC CNTR
AZ_R3S_RST# 32-,33-,41- 2
3 NC7SZ08M5_OPEN

1 R786 2

0_5%

INVENTEC
TITLE
PIAGET_UMA
MDC CNTR
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 44 OF 56
+V3_LAN
45-,46-
+V3S +V3_LAN
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,47-,48-,52-,53- 45-,46-

1 1
R99 R98
4.7K_5% 4.7K_5%
1
2 2
+V1.8_LAN
R74 45-,46-
4.7K_5%
2
U6
1 C120
8 1
+V1.8_LAN 7
VCC A0
2
1 C95 1 C98 1 C121 1 C122
WP A1
45-,46- 6 3 2 2 2 2 2
SCL A2
C123 5
SDA GND
4 0.1uF_16v 0.1uF_16v 0.01uF_16V 0.1uF_16V_OPEN 0.1uF_16V_OPEN
1 ATM_AT24C08BN_SOIC_8P
+V1.2_LAN
2
45- 0.1uF_16v

+V1.2_LAN
45-
+V1.8_LAN

48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
45-,46-
C102 C119 C97 C125 C124

VDD
VMAIN_AVLBL
TESTMODE
VDDO_TTL
VDD
SMDATA
SMCLK_CLKREQ#
VPD_DATA
VDDO_TTL
VDD
VPD_CLK
SPI_CLK
SPI_CS
SPI_DI
SPI_DO
VDD
1 1 1 1 1
25- C100 PCIE_RX0 49 32
PCIE_C_RX0 C99 TX_P AVDDL_NC 2 2 2 2 2
PCIE_C_RX0# 25- 1 2 PCIE_RX0# 50
TX_N MDIN(3)
31 46- TRD3N 0.1uF_16v 0.1uF_16v 0.01uF_16V 0.1uF_16V_OPEN 0.1uF_16V_OPEN
1 2 0.1uF_16v 51
AVDDL_NC MDIP(3)
30 46- TRD3P
0.1uF_16v 52
AVDDL_NC TSTPT_RESERVED
29
PCIE_C_TX0# 25- 53 28
RX_N AVDDL_AVDD
PCIE_C_TX0 25- 54 27 46- TRD2N
RX_P MDIN(2)
CLK_R_PCIE_LAN 15- 55 26 46- TRD2P
REFCLKP MDIP(2)
CLK_R_PCIE_LAN# 15- 56 25
REFCLKN HSDCAN_RESERVED
57 24
58
AVDDL_SMALERT# HSDACP_RESERVED
23
+V3_LAN
VDD AVDD
LED_3S_LANACT# 46- 59 22 45-,46-
LED_ACTn AVDDL_AVDD
60 U3 21 46- TRD1N
LED_LINK10_100#
61 MARVELL_88E8072_QFN_64P MDIN(1) 20 46-
VDDO_TTL MDIP(1) TRD1P
62 19
R73 LED_LINK1000# AVDDL_AVDD
46- 1 2 63 18 46- C101 C118 C96 C126 C94
LED_3S_LANLINK# LED_LINK#_LED_DUPLEX MDIN(0) TRD0N 1 1 1 1 1
64 17 46- TRD0P
0_5%
CTRL25_CTRL18

VDD25_SMCLK MDIP(0)
LOM_DISABLE#
RESETn_TSTPT

SWITCH_VAUX

65 2 2 2 2 2
EPAD
VAUX_AVLBL
SWITCH_VCC

0.1uF_16v 0.1uF_16v 0.01uF_16V 0.1uF_16V_OPEN


AVDDH(3.3V)

0.1uF_16V_OPEN
VDDO_TTL

NIC_LINK# 32-
CTRL12

WAKEn

XTALO
XTALI
RSET
VDD

VDD

VDD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16

+V3_LAN
45-,46- R97
1 2

4.99K_1%
Place bypass cap close as possible with every power pin.
CTRL12 45-
CTRL18 45-

1
R96 32- R71 1 2 0_5%_OPEN Please close to XTALO and XTALI
NIC_RESET
4.7K_5% 30-,34-,39-,47-,48-
2 BUF_PLT_RST# R72 1 2 0_5%
32-,45- X1
1 R95 2
PCIE_WAKE# 1 2
LOM_DISABLE# 32-
0_5%_OPEN
25MHz
PWR_SWIN#_3 32-,34-,50-
C117
1 C116 1
1 R94 2
2 2 20pF_50v
20pF_50v 100K_5%
+V3A
Q15 3
5-,7-,9-,13-,14-,31-,32-,33-,35-,47-,50-,53- R70 D

SLP_S5_FPR 13- 1 2 1G
+V3_LAN
100K_5% S

45-,46- SSM3K7002F 2

2
Q25
3
25mil
S D

PCIE_WAKE# 32-,45-
G
1 C154 C153
PMV65XP 1 1 1 1 1
R733 R734 R123
25mil 1
100_5% 4.7K_5%
2
0.1uF_16v
2
4.7uF_6.3V 4.7K_5%
R137 2 2 2
Q24 3 +V1.2_LAN
220K_5%
2 Q537 3 45- 1B E
CTRL18 Q28 3 45-
SLP_S3#_3R 5-,8-,13-,32-,34-,43-,48- 1 5 U8 D
C
+V1.8_LAN
4 1G 45- 1B E
R732 2 2SB1188 2 45-,46- CTRL12
ADP_PRES 5-,6-,34- 1 2 C

220K_5% 3
NC7SZ02M5X
SSM3K7002F
S
2 2SB1188 2
25mil
C152 C151
1 1
2 4.7uF_6.3V 2 0.1uF_16v 1 C149 1
C150

2 4.7uF_6.3V 2 0.1uF_16v
INVENTEC
TITLE
PIAGET_UMA
NIC 10/100-CONTROLLER
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 16-Feb-2009 SHEET 45 OF 56
+V1.8_LAN
45-

1 +V3_LAN
L520 45-
BLM21B121SD
2

1 R136 1 R135
470_5% 470_5%
C768 C769
1 1 2 2
CN16
2 2
0.1uF_16v 0.01uF_16V TD+ 46- 12 12
TD- 46- 11 11
RD+ 46- 10 10 G G2
C+ 46- 9 9 G G1
C- 46- 8 8
RD- 46- 7 7
U519 D+ 46- 6 6
1
TCT1 MCT1
24 D- 46- 5 5
4 4
TRD0P 45- 2
TD1+ MX1+
23 46- TD+ LED_3S_LANLINK# 45- 3 3
TRD0N 45- 3
TD1- MX1-
22 46- TD- LED_3S_LANACT# 45- 2 2
1 1
4 21 ACES_87212_1200_12P
TCT2 MCT2

TRD1P 45- 5 20 46- RD+


TD2+ MX2+
TRD1N 45- 6 19 46- RD-
TD2- MX2-

7 18
TCT3 MCT3

TRD2P 45- 8 17 46- C+


TD3+ MX3+
TRD2N 45- 9 16 46- C-
TD3- MX3-

10 15
TCT4 MCT4

TRD3P 45- 11 14 46- D+


TD4+ MX4+
TRD3N 45- 12 13 46- D-
TD4- MX4-

LANKOM_LG_2413S_1_24P
C147 1 C146 1 C144 1 C143 1
0.01uF_100v 0.01uF_100v 0.01uF_100v 0.01uF_100v
2 2 2 2

2 2 2 2
R122 R121 R120 R119
75_1% 75_1% 75_1% 75_1%
1 1 1 1

C145
1
2
1000pF_2000v

INVENTEC
TITLE
PIAGET_UMA
NIC 10/100-RJ45 CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 46 OF 56
30-,34-,39-,45-,47-,48-
BUF_PLT_RST#
1
R174
+V3S_WL
10K_5%
Q38 2 47-
2 3 47-
S D WLAN_RST#

SSM3K7002F G
1 C280 1 C268 1 C267
1
2 47pF_50V 2 4.7uF_6.3V 2 1uF_6.3v
C240
1 2 +V5S CN24
1
0.022uF_16v
3 D15
8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,53- 1 2
WAKE# 3.3V
R224 3 4
1 CH_DATA GND
220K_5% 5
CH_CLK 1.5V
6
2 1 CHENMKO_BAT54_3P R222 7
CLKREQ# LPC_FRAME#
8 30-,34-,39- LPC_3S_FRAME#
10K_5% 9 10 30-,34-,39- LPC_3S_AD(3)
GND LPC_AD3
2 CLK_R_PCIE_MINICARD1# 15- 11 12 30-,34-,39- LPC_3S_AD(2)
REFCLK- LPC_AD2
47- WL_MOSCTL CLK_R_PCIE_MINICARD1 15- 13 14 30-,34-,39- LPC_3S_AD(1)
REFCLK+ LPC_AD1
15 16 30-,34-,39- LPC_3S_AD(0)
GND LPC_AD0
BUF_PLT_RST# 30-,34-,39-,45-,47-,48- 17 18
LPC_DEBUG_RST# GND
CLK_R3S_FWHPCI 30-,33-,34- 19 20 32- XMIT_OFF#
LPC_PCI_CLK W_DISABLE#
+V3S 21
PERST#
22 47-
WLAN_RST#
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
GND
PCIE_C_RX2# 25- 23 24
Q37 3 PERn0 +3.3Vaux
PCIE_C_RX2 25- 25 26
D PERp0 GND
WLAN_OFF 32- 1G 27 28
1 R223 2 29
GND 1.5V
30
S GND SMB_CLK
SSM3K7002F 2 4.7K_5% PCIE_C_TX2# 25- 31 32
+V3S_WL PETn0 SMB_DATA
FAIR_FDC638APZ_SSOT_6P PCIE_C_TX2 25- 33 34
PETp0
1 R221 2
1 GND
47- 35 36
R250 3 4 +V3S_WL 37
GND USB_D-
38
47K_5% G S Reserved USB_D+
1.2K_5% 47- 39
Reserved GND
40
1 2 5 41 42 Q35
2 SSM3K7002F G Reserved LED_WWAN# LED_WIRELESS 2 3
D 43 44 47- LED_WLAN#
Reserved LED_WLAN# S D
15- 1 6 45 46
S D
WL_OFF Q33 +V3AL LED_WPAN#
2 3 47 48
PWR_LED# 1.5V SSM3K7002F G
Q36 49
NUM_LED#
50 1
GND
51 52
CAPS_LED# 3.3V
47-
WL_MOSCTL
G1 G2
G G
+V3S
BELLW_80003_4021_52P
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

+V3A_WWAN
Close to pin2 & pin52

1 R507 2
C46 C21 C34 C45 C20
+V3AL
+V3A 0_5%_OPEN

2 4.7uF_6.3V
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-
5-,6-,7-,8-,30-,32-,34-,35-,36-,50-S
1 1
2 0.1uF_16V 2 0.1uF_16V
1 1
2 47pF_50V_OPEN2 47pF_50V_OPEN
1
WLAN CNTR
2 D
3 +V3S
1
Q547
R8 G
1 PMV65XP 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
10K_5% CN5
2 1 2
R7 WAKE# 3.3V 1
34- 1 2 3 4 52-
GPIO38_WAN Reserved GND 1 WL_BT_LED#
220K_5% 5
Reserved 1.5V
6 R270
7 8 49- R269 100K_5%
1 C288 CLKREQ# Reserved UIM_PWR 100K_5% 3
9 10 49- UIM_DATA 2 D
GND Reserved
2 0.1uF_16V_OPEN 11
REFCLK-
12 49- UIM_CLK 2 1G Q40
Reserved
13
REFCLK+ Reserved
14 49- UIM_RST S SSM3K7002F
15 16 49- UIM_VPP 2
GND Reserved Q41 3
17 18 D
Reserved GND
19 20 31- WXMIT_OFF# 30-,34-,39-,45-,47-,48- LED_WLAN# 47- 1G
21
Reserved Reserved
22 1 R31 2
GND PERST# BUF_PLT_RST# S

SSM3K7002F 2
23 24 0_5%_OPEN
PERn0 +3.3Vaux
25 26
PERp0 GND
27 28
GND 1.5V
29 30
GND SMB_CLK
31 32
PETn0 SMB_DATA
33 34 D
3
+V3A PETp0 GND
35
GND USB_D-
36 32- USB_P6- LED_BLUETOOTH 47- 1G Q42
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- 37 38 32- SSM3K7002F
Reserved USB_D+ USB_P6+ 1 S
39 40 +V3S 2
41
Reserved GND
42 47-
BLUETOOTH_VCC R271
Reserved LED_WWAN# LED_WLAN#
43 44 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 100K_5%
Reserved LED_WLAN#
45 46 2
Reserved LED_WPAN#
47 48 2 S D
3
49
Reserved 1.5V
50
1 1 C861 1 C822
Reserved GND R788 G
51 52 1 2 4.7uF_6.3V 2 0.1uF_16v
Reserved 3.3V 10K_5% Q540 PMV65XP
G1 G2 2
G G
32- 1 2 CN505
BT_OFF
BELLW_80003_7021_52P R789
8
220K_5%
32- 7 G2
USB_P11+ 6 G1
USB_P11- 32-
47- 5
LED_BLUETOOTH 4
3
2
1

WWAN CNTR
ACES_8213_0800N_8P
INVENTEC
TITLE
BLUETOOTH CNTR PIAGET_UMA
MINICARD & BT CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 3-Mar-2009 SHEET 47 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
+V3S
C898 C897
1 1
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
2 0.1uF_16v 2 4.7uF_6.3V
C891 C889
1 1
2 0.1uF_16V 2 0.1uF_16v
U525
BUF_PLT_RST# 30-,34-,39-,45-,47- 1 20
SYSRST# OC# +V3AUX_EXP
2 19
SHDN# RCLKEN
SLP_S3#_3R 5-,8-,13-,32-,34-,43-,45- 3 18 48-
+V3_EXP STBY# AUXIN
4 17
3.3VIN AUXOUT
48- 5 16 C890 C858
6
3.3VIN 1.5VIN
15 1 1
C860 C859 7
3.3VOUT 1.5VIN
14
+V1.5S
1 1 3.3VOUT 1.5VOUT 2 0.1uF_16v 2 4.7uF_6.3V
PERST# 48- 8 13 11-
PERST# 1.5VOUT
9 12 48- CPPE#
2 4.7uF_6.3V 2 0.1uF_16v NC CPPE#
10 11 48- CPUSB#
GND CPUSB#

TI_TPS2231PW_TSSOP_20P
+V1.5_EXP
48-

C856 C857
1 1
2 0.1uF_16v 2 4.7uF_6.3V

+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

+V3S R225
10K_5%
CN20
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53- 2
26
25- 26
PCIE_C_TX3 25
25
PCIE_C_TX3# 25- 24 G2
+V3AUX_EXP +V1.5_EXP +V3_EXP 24 G2 CN21
23 G1
25- 23 G1
48- 48- 48- PCIE_C_RX3 22
22
PCIE_C_RX3# 25- 21 G3 G4
21
20
15- 20
CLK_R_PCIE_NEWCARD 19
19
CLK_R_PCIE_NEWCARD# 15- 18
48- 18
CPPE# 17
17
CPPE_NC# 15-,32- 16 G1 G2
1 1 1 16
15
R787 R824 R825 15 SANTA_131869_1_4P
14
0_5%_OPEN 4.7K_5% 4.7K_5% PERST# 48- 14
13
2 2 2 13
12
12
11
11
10
10
9
9
8
8
7
7
6
6
5
48- 5
CPUSB#
USB_P1+ 32- 4
3
4
3 PCIE CARD CONN
USB_P1- 32- 2
2
1 1
C210 C211 C209 1
1 1 1 R178 SANTA_130819_1_26P
2 2 0.1uF_16v 2 0_5%_OPEN
0.1uF_16v 0.1uF_16v 2

INVENTEC
TITLE
PIAGET_UMA
NEW CARD
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 15-Feb-2009 SHEET 48 OF 56
CN3
47- R488 1 2 0_5%_OPEN 1
UIM_PWR 1
UIM_DATA 47- 2
2
UIM_VPP 47- 3
3
UIM_CLK 47- 4
4
UIM_RST 47- 5
5
UIM_PWR 47- 6
6
C286 C285 C489 1
1 1
ACES_88141_0614N_10_6P
0.1uF_16V_OPEN 2 4.7uF_6.3V_OPEN 2 18pF_50V_OPEN 2

SIM Card daughter board connector MB SIDE

INVENTEC
TITLE
PIAGET_UMA
SIM CONN
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 3-Mar-2009 SHEET 49 OF 56
SW1
SCAN_3S_OUT(0) 34-,35- 34-,35- SCAN_3S_IN(0)

5
2

6
DIP_RD_SS_134_6P

Wireless Button

+V3A +V3AL
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,53- 5-,6-,7-,8-,30-,32-,34-,35-,36-,47-
CN4
1 1
2 2
PWR_SWIN#_3 32-,34-,45- 3 3
STBY_LED# 34- 4 4
LID_SW#_3 29-,32- 5 5
GPIO25_QL 34- 6 6
QL_LED# 34- 7 7
8 8
C17 C16 C291 C481 C287
1 1 1 1 1
ACES_88141_0814N_8P
2 0.1uF_16V 2 0.1uF_16V 2 2 2
0.1uF_16V 0.1uF_16V 0.1uF_16V

SWITCH Board & LED Board CONN

INVENTEC
TITLE
PIAGET_UMA
W/B & SW/B & LED/B Conn
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 23-Feb-2009 SHEET 50 OF 56
S1 S25

SCREW3_8S_7_1P
SCREW7_9_1P

S26 S1033
S1016 S1015 S1034 S1006
SCREW7_0_9_1P SCREW1.2_4_2_1P
SCREW3.2_0_4.2_1P SCREW3.2_0_4.2_1P
SCREW1.2_5_2_1P SCREW1.2_5_2_1P
S1007 S1004

S1005
SCREW1.2_5_2_1P SCREW1.2_5_2_1P
SCREW3_8_7_1P
S8 S10
S1008 S1009
SCREW3.2_0_4.2_1P SCREW3.2_0_4.2_1P

S1010 S1011 SCREW1.2_5_2_1P SCREW1.2_5_2_1P

SCREW7_9TR_NP_1P SCREW3_0_6_1P

CPU MINI CARD MDC


S1014

SCREW8_10_1P

S1018 S1020
FIX1
SCREW3_8_7_1P
SCREW3_8_7_1P
FIX_MASK

FIX10

S1021 S1024 FIX_MASK

SCREW3_8_7_1P FIX3
S1032 S1012
SCREW3_8_7_1P
FIX_MASK

SCREW3_8_7_1P SCREW3_7_1P
FIX4
S1025 S1027
FIX_MASK

SCREW3.7_6_5.5_1P FIX11
SCREW3_8_7_1P
FIX_MASK

FIX7

FIX_MASK

CRT FIX9

MAIN BOARD FIX_MASK

FIX8

FIX_MASK

INVENTEC
TITLE
PIAGET_UMA
SCREW
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 23-Feb-2009 SHEET 51 OF 56
+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

1 R251
270_5% +V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
2
D22
1 R252 2
1 2
270_5%
EVL_19_21_B7C_ZQ1R2_3T_2P

D23
WL_BT_LED# 47-
2 1
EVL_19_21UYC_S530_A2_TR8

WIRELESS LED

+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

D20
31- 1 R253 2
SATA_ACT_LED# 1 2
270_5%
LITEON_LTW_C190DA5

HDD & ODD LED

+V3S
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-

D21
31- 1 R254 2
LED_ACC#
1 2
270_5%
EVL_19_21UYC_S530_A2_TR8

ACCELEROMETER LED

INVENTEC
TITLE
PIAGET_UMA
LED
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 52 OF 56
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
+VBATR +V3S +V1.8 +VCC_CORE +V3S +V5S
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53- 10-,19-,53- 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-
C239 0.1uF_16V
C29 0.1uF_16V C555 0.1uF_16V 1 2
1 2 1 2
C900 0.1uF_16V
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
C27 0.1uF_16V 1 2
1 2 +VBATR +V3S
C273 0.1uF_16V
5-,7-,9-,10-,11-,12-,13-,29-,34-,53-
C168 0.1uF_16V 1 2
1 2 C724 0.1uF_16V
1 2 C899 0.1uF_16V
+VBATR +V1.8 +V1.8S +VCC_NB 1 2
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 10-,11-,12-,13-,18-,19-,20-,21-,22-,23-,53- 13-,14-,18-,24-,26-,27-,32-,53- 9-,27- +V3S +V3A
C70 0.1uF_16V
5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-
C548 0.1uF_16V 1 2 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
1 2 +V1.8S +V3S C188 0.1uF_16V
C47 0.1uF_16V 1 2
13-,14-,18-,24-,26-,27-,32-,53-
1 2
C69 0.1uF_16V C174 0.1uF_16V
C136 0.1uF_16V 1 2 1 2
1 2 +V1.8S +V1.1S C148 0.1uF_16V
C732 0.1uF_16V 1 2
13-,14-,18-,24-,26-,27-,32-,53- 11-,24-,25-,26-,27-,53-
1 2 7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
C59 0.1uF_16V
C727 0.1uF_16V 1 2 +V3S +V1.2S
1 2 9-,11-,15-,18-,19-,27-,30-,31-,53-
+V1.2S +V1.1S
+VBATR +VCC_CORE_VDD1
9-,11-,15-,18-,19-,27-,30-,31-,53- 11-,24-,25-,26-,27-,53-
C231 0.1uF_16V
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 10-,19-,53-
C714 0.1uF_16V 1 2
C556 0.1uF_16V 1 2
7-,8-,10-,13-,14-,15-,20-,21-,22-,26-,27-,28-,29-,30-,31-,32-,33-,34-,36-,39-,40-,41-,44-,45-,47-,48-,52-,53-
1 2
+V3S +V1.1S
+VBATR +V1.8S
11-,24-,25-,26-,27-,53-
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 13-,14-,18-,24-,26-,27-,32-,53-
C60 0.1uF_16V
C131 0.1uF_16V 1 2
1 2
+VBATR +V3A +V1.2S +V3A
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53- 9-,11-,15-,18-,19-,27-,30-,31-,53- 5-,7-,9-,13-,14-,31-,32-,33-,35-,45-,47-,50-,53-

C165 0.1uF_16V C187 0.1uF_16V


1 2 1 2
C155 0.1uF_16V +VCC_CORE +VCC_CORE_VDD1
1 2 10-,19-,53- 10-,19-,53-
+VBATR +VCC_CORE C49 0.1uF_16V
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 10-,19-,53- 1 2

C559 0.1uF_16V
1 2

+VBATR +V5S
5-,7-,9-,10-,11-,12-,13-,29-,34-,53- 8-,13-,14-,20-,28-,29-,31-,32-,35-,37-,42-,43-,47-,53-

C170 0.1uF_16V
1 2

INVENTEC
TITLE
PIAGET_UMA
Power Plane Cap
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 20-Feb-2009 SHEET 53 OF 56
+V3AL_SW
54- PWR_SWIN#_3_SW Quick Look Button
54-
SW5000
1 R5000 2 2 4
1 3 +V3AL_SW
100K_5%
54-
MITSUMI_SOT_152HST_4P

2 1
C5000 SW5001
GPIO25_QL_SW 54- 2 4
1000pF_50V SW_GND 1 3
MITSUMI_SOT_152HST_4P

SW_GND

Power Button

Quick Look LED


+V3A_SW
54-

FIX5000
100K_5%
R5001 1

U5000 +V3AL_SW FIX_MASK


1
2

VDD 54-
3
GND
LID_SW#_3_SW 54- 2
OUT

E-COMS_BC2648_B3_F_SOT23_3P
54- D5005 1 R5003 2
QL_LED#_SW FIX5001
C5002

C5001

1 2
0.01uF_16V
100pF_50V

SW_GND
270_5%
LITEON_LTW_C190DA5
2 1

2 1

FIX_MASK

SW_GND SW_GND LID Switch FIX5002

Power/Standby LED FIX_MASK

FIX5003
+V3A_SW
FIX_MASK
54-
+V3AL_SW
+V3AL_SW

Switch & LED Board


54-
54-
FIX5004
PAD5001
1 1
2 FIX_MASK
2
3 3 54- 54- D5004 1 R5002 2
PWR_SWIN#_3_SW STBY_LED#_SW
4 4 54- STBY_LED#_SW 1 2
5 270_5%
5 54- LID_SW#_3_SW LITEON_LTW_C190DA5
6 6 54- GPIO25_QL_SW
7 7 54- QL_LED#_SW FIX5005
8 8
PHP_PESD5V2S2UT_SOT23_3P

PHP_PESD5V2S2UT_SOT23_3P

FIX_MASK
SMDPAD_8P_28X118

SW_GND
2

1
3

3
D5002

D5003

SW_GND SW_GND
SWB & LID Switch Board INVENTEC
TITLE
PIAGET_UMA
SWB & LID Switch
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Mar-2009 SHEET 54 OF 56
FIX6000

FIX_MASK

FIX6001

FIX_MASK

FIX6002

FIX_MASK
CN6000 CN6001
P6 P6
GND GND
P5 P5
GND GND
P4 P4
MD
P3
+V5S_ODD15 P3
MD
+5V +5V
P2 P2
+5V +5V
P1 P1
DP DP
S7 S7
GND
S6
SATA_PTX_15 S6
GND
B+ B+
S5 SATA_RTX_15 S5
B- B-
S4 S4
G1
GND
S3
SATA_NRX_15 S3
GND
G A- A-
G2 S2 S2 G1
G A+ A+ G
G3 S1 SATA_PRX_15 S1 G2
G GND GND G

MLX_47300_1020_13P SANTA_202001_1_13P

ODD_GND ODD_GND ODD_GND ODD_GND S6000

SCREW2.8_7_1P

ODD_GND

15" ODD Extend Board

INVENTEC
TITLE
PIAGET_UMA
ODD Extension Board
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 24-Feb-2009 SHEET 55 OF 56
BLANK

INVENTEC
TITLE
PIAGET_UMA
Blank
SIZE CODE DOC. NUMBER REV
A3 CS 1310A2252201 A01
CHANGE by Kevin Hsiao 17-Jan-2009 SHEET 56 OF 56

You might also like