Professional Documents
Culture Documents
LinkSwitch-II Family
®
Product Highlights
Dramatically Simplifies CV/CC Converters
• Eliminates optocoupler and all secondary CV/CC control circuitry
• Eliminates all control loop compensation circuitry
DRAIN
(D)
REGULATOR
BYPASS
6V
(BP/M)
+
FB 6V -
+ OUT Reset 5V
FEEDBACK D Q STATE
VTH - MACHINE
(FB) VILIMIT
tSAMPLE-OUT
ILIM Drive
CABLE DROP VILIMIT DCMAX
COMPENSATION
FAULT
6.5 V FB Auto-Restart
Open-Loop
INDUCTANCE THERMAL
CORRECTION SHUTDOWN
tSAMPLE-INPUT DCMAX
tSAMPLE-OUT SAMPLE
tSAMPLE-INPUT DELAY
OSCILLATOR
SOURCE
+ (S)
SOURCE ILIM - VILIMIT
CONSTANT
(S) CURRENT Current Limit
Comparator LEADING
EDGE
BLANKING
PI-4908-041508
2
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
Inductance Correction Circuitry In addition to the conditions for auto-restart described above, if
If the primary magnetizing inductance is either too high or low the sensed FEEDBACK pin current during the forward period of
the converter will automatically compensate for this by adjusting the conduction cycle (switch “on” time) falls below 120 mA, the
the oscillator frequency. Since this controller is designed to converter annunciates this as an open-loop condition (top
operate in discontinuous-conduction mode the output power is resistor in potential divider is open or missing) and reduces the
directly proportional to the set primary inductance and its auto-restart time from 450 msec to approximately 6 clock cycles
tolerance can be completely compensated with adjustments to (90 ms), whilst keeping the disable period of 2 seconds.
the switching frequency.
Over-Temperature Protection
Constant Current (CC) Operation The thermal shutdown circuitry senses the die temperature. The
As the output voltage and therefore the flyback voltage across threshold is set at 142 °C typical with a 60 °C hysteresis. When
the bias winding increases, the FEEDBACK pin voltage increases. the die temperature rises above this threshold (142 °C) the
The switching frequency is adjusted as the FEEDBACK pin power MOSFET is disabled and remains disabled until the die
voltage increases to provide a constant output current regulation. temperature falls by 60 °C, at which point the MOSFET is
The constant current circuit and the inductance correction re-enabled.
circuit are designed to operate concurrently in the CC region.
Current Limit
Constant Voltage (CV) Operation The current limit circuit senses the current in the power
As the FEEDBACK pin approaches VFBth from the constant MOSFET. When this current exceeds the internal threshold
current regulation mode, the power supply transitions into CV (ILIMIT ), the power MOSFET is turned off for the remainder of that
operation. The switching frequency at this point is at its cycle. The leading edge blanking circuit inhibits the current limit
maximum value, corresponding to the peak power point of the comparator for a short time (tLEB) after the power MOSFET is
CCCV characteristic. The controller regulates the feedback pin turned on. This leading edge blanking time has been set so that
voltage to remain at VFBth using an ON/OFF state-machine. The current spikes caused by capacitance and rectifier reverse
FEEDBACK pin voltage is sampled 2.5 ms after the turn-off of recovery time will not cause premature termination of the MOSFET
the high voltage switch. At light loads the current limit is also conduction. The LinkSwitch-II also contains a “di/dt” correction
reduced to decrease the transformer flux density. feature to minimize CC variation across the input line range.
Output Cable Compensation 6.0 V Regulator
This compensation provides a constant output voltage at the The 6 V regulator charges the bypass capacitor connected to
end of the cable over the entire load range in CV mode. As the the BYPASS pin to 6 V by drawing a current from the voltage on
converter load increases from no-load to the peak power point the DRAIN, whenever the MOSFET is off. The BYPASS pin is
(transition point between CV and CC) the voltage drop introduced the internal supply voltage node. When the MOSFET is on, the
across the output cable is compensated by increasing the device runs off of the energy stored in the bypass capacitor.
FEEDBACK pin reference voltage. The controller determines the Extremely low power consumption of the internal circuitry
output load and therefore the correct degree of compensation allows the LinkSwitch-II to operate continuously from the
based on the output of the state machine. Cable drop current drawn from the DRAIN pin. A bypass capacitor value of
compensation for a 24 AWG (0.3 W) cable is selected with either 1 mF or 10 mF is sufficient for both high frequency
CBP = 1 mF and for a 26 AWG (0.49 W) cable with CPB = 10 mF. decoupling and energy storage.
3
www.powerint.com Rev. F 01/10
LNK603-606/613-616
Applications Example
C6
1 nF R7
100 V 200 Ω
L1 T1
1.5 mH EE16 5 V, 555 mA
5 10
D7
R2 C3 SS14
470 kΩ 820 pF 3 8 R8
D1 D2 1 kV 200 Ω
1N4007 1N4007 1 C7 DC
680 µF Output
RF1 R3 10 V
8.2 Ω 300 Ω
2 VR1
2W
2MM5230B-7
C1 C2 4.7 V
4.7 µF 4.7 µF 4
AC 400 V 400 V D5
Input 1N4007
LinkSwitch-II NC R5
U1 D6 13 kΩ
LNK613DG LL4148 1%
D3 D4 D
FB
1N4007 1N4007
BP
R4
S C4 6.2 kΩ C5 R6
1 µF 10 µF 8.87 kΩ
25 V 16 V 1%
PI-5111-050808
Figure 4. Energy Efficient USB Charger Power Supply (74% Average Efficiency, <30 mW No-load Input Power).
4
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
istic and frequency control for constant current (CC) regulation. LinkSwitch-II Output Cable Voltage Drop Compensation
The feedback resistors (R5 and R6) were selected using
BYPASS Pin Output Voltage
standard 1% resistor values to center both the nominal output Device
Capacitor Value Change Factor
voltage and constant current regulation thresholds.
1 μF 1.035
LNK613
Key Application Considerations 10 μF 1.055
1 μF 1.045
Output Power Table LNK614
10 μF 1.065
The data sheet maximum output power table (Table 1) repre- 1 μF 1.050
LNK615
sents the maximum practical continuous output power level 10 μF 1.070
that can be obtained under the following assumed conditions:
1 μF 1.060
LNK616
1. The minimum DC input voltage is 90 V or higher at 85 VAC 10 μF 1.090
Table 2. Cable Compensation Change Factor vs Device and BYPASS Pin
input. The value of the input capacitance should be large
Capacitor Value.
enough to meet these criteria for AC input designs.
2. Secondary output of 5 V with a Schottky rectifier diode. The output voltage that is entered into PIXls design spreadsheet
3. Assumed efficiency of 70%. is the voltage at the end of the output cable when the power
4. Discontinuous mode operation (KP >1.3). supply is delivering maximum power. The output voltage at the
5. The part is board mounted with SOURCE pins soldered to a terminals of the supply is the value measured at the end of the
sufficient area of copper to keep the SOURCE pin tempera- cable multiplied by the output voltage change factor.
ture at or below 90 °C.
6. Ambient temperature of 50 °C for open frame designs and LinkSwitch-II Layout Considerations
an internal enclosure temperature of 60 °C for adapter
designs. Circuit Board Layout
LinkSwitch-II is a highly integrated power supply solution that
Note: Higher output power are achievable if an output CC integrates on a single die, both, the controller and the high
tolerance >±10% is acceptable, allowing the device to be voltage MOSFET. The presence of high switching currents and
operated at a higher SOURCE pin temperature. voltages together with analog signals makes it especially
important to follow good PCB design practice to ensure stable
Output Tolerance and trouble free operation of the power supply. See Figure 5 for
a recommended circuit board layout for LinkSwitch-II.
LinkSwitch-II provides an overall output tolerance (including line,
component variation and temperature) of ±5% for the output When designing a printed circuit board for the LinkSwitch-II
voltage in CV operation and ±10% for the output current during based power supply, it is important to follow the following
CC operation over a junction temperature range of 0 °C to 100 °C guidelines:
for the P/G package. For the D package (SO8) additional CC
variance may occur due to stress caused by the manufacturing Single Point Grounding
flow (i.e. solder-wave immersion or IR reflow). A sample power Use a single point (Kelvin) connection at the negative terminal of
supply build is recommended to verify production tolerances for the input filter capacitor for the LinkSwitch-II SOURCE pin and
each design. bias winding return. This improves surge capabilities by
returning surge currents from the bias winding directly to the
BYPASS Pin Capacitor Selection input filter capacitor.
For LinkSwitch-II 61x Family of Devices (with output cable Thermal Considerations
voltage drop compensation) The copper area connected to the SOURCE pins provides the
The amount of output cable compensation can be selected with LinkSwitch-II heat sink. A good estimate is that the LinkSwitch-II
the value of the BYPASS pin capacitor. A value of 1 mF selects will dissipate 10% of the output power. Provide enough copper
the standard cable compensation. A 10 mF capacitor selects area to keep the SOURCE pin temperature below 90 °C. Higher
the enhanced cable compensation. Table 2 shows the amount temperatures are allowable only if an output current (CC)
of compensation for each LinkSwitch-II device and capacitor tolerance above ±10% is acceptable. In this case a maximum
value. The capacitor can be either ceramic or electrolytic but SOURCE pin temperature below 110 °C is recommended to
tolerance and temperature variation should be ≤ ±50%. provide margin for part to part RDS(ON) variation.
5
www.powerint.com Rev. F 01/10
LNK603-606/613-616
Output Filter
Input Stage Primary Clamp Output Capacitors
Diode Snubber
C1 R1 R8 C6
C2 T1
R4
R3
C3 D5 D7
S S S S
R1
LinkSwitch-II
L2 U1 R5
R2 Feedback
D1 Resistors R6 FB BP D
C7
D2 C4
D4
C5
Bypass D3 C8
Capacitor R9
D3
Bypass Supply
RF1 Components
Preload
Resistor
AC Spark
Input Gap DC
Output
PI-5110-050508
6
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
PI-5093-041408
PI-5094-042408
An overshoot
is acceptable
Figure 6. Desired Drain Voltage Waveform with Minimal Leakage Figure 7. Undesirable Drain Voltage Waveform with Large Leakage
Ringing Undershoot. Ring Undershoot.
L1 TI
1 mH EE13
5 10
D7
R2 C3 SL13
470 kΩ 820 pF 3 8
D1 D2 1 kV
1N4007 1N4007 C7 DC
470 µF 1 kΩ Output
RF1 R3 10 V
8.2 Ω 300 Ω
2
2W
C1 C2
4.7 µF 4.7 µF 4
AC 400 V 400 V D5
Input 1N4007
LinkSwitch-II NC R5
U1 13 kΩ
LNK613DG 1%
D3 D4 D
FB
1N4007 1N4007
BP
S C4 R6
1 µF 9.31 kΩ
50 V 1%
PI-5116-050808
BYPASS pin voltage. The parameters IS2 and VBP are provided in former saturation and excessive leading edge current spikes.
the parameter table of the LinkSwitch-II data sheet. Diode D6 can LinkSwitch-II has a leading edge blanking time of 170 ns to
be any low cost diode such as FR102, 1N4148 or BAV19/20/21. prevent premature termination of the ON-cycle.
3. Thermal check – At maximum output power, both minimum
Quick Design Checklist and maximum input voltage and maximum ambient tempera-
ture; verify that temperature specifications are not exceeded
As with any power supply design, all LinkSwitch-II designs for LinkSwitch-II, transformer, output diodes and output
should be verified on the bench to make sure that component capacitors. Enough thermal margin should be allowed for
specifications are not exceeded under worst-case conditions. part-to-part variation of the RDS(ON) of LinkSwitch-II, as specified
The following minimum set of tests is strongly recommended: in the data sheet. To assure 10% CC tolerance a maximum
SOURCE pin temperature of 90 ºC is recommended.
1. Maximum drain voltage – Verify that peak VDS does not exceed
680 V at the highest input voltage and maximum output power. Design Tools
2. Maximum drain current – At maximum ambient temperature,
maximum input voltage and maximum output load, verify Up-to-date information on design tools can be found at the
drain current waveforms at start-up for any signs of trans- Power Integrations web site: www.powerint.com
7
www.powerint.com Rev. F 01/10
LNK603-606/613-616
Conditions
Parameter Symbol SOURCE = 0 V; TJ = 0 to 100 °C Min Typ Max Units
(Unless Otherwise Specified)
Control Functions
TJ = 25 °C, VFB = VFBth LNK603/6 59 66 73
Output Frequency fOSC tON × IFB = 2 mA-ms kHz
(See Note 1,7) LNK613/6 58 65 72
Frequency Ratio TJ = 25 °C
fRATIO(CC) 1.59 1.635 1.68
(Constant Current) Between VFB = 1.0 V and VFB = 1.6 V
Frequency Ratio Between tON × IFB = 1.6 mA × ms
fRATIO(IC) 1.160 1.215 1.265
(Inductance Correction) and tON × IFB = 2 mA × ms
Peak-Peak Jitter Compared to
Frequency Jitter ±7 %
Average Frequency, TJ = 25 °C
Ratio of Output Fre- TJ = 25 °C
fOSC(AR) 12 16.5 21 %
quency at Auto-Restart Relative to fOSC
Maximum Duty Cycle DCMAX (Note 4,5) 55 %
LNK603/604P 1.815 1.840 1.865
LNK603/604D 1.855 1.880 1.905
LNK605P, LNK605D 1.835 1.860 1.885
TJ = 25 °C
FEEDBACK Pin LNK606P/G/D 1.775 1.800 1.825
VFBth See Figure 19, V
Voltage LNK613/614P 1.935 1.960 1.985
CBP = 10 mF
LNK613/614/615D 1.975 2.000 2.025
LNK615P 1.975 2.000 2.025
LNK616P/G/D 1.935 1.960 1.985
FEEDBACK Pin
Voltage Temperature TCVFB -0.01 %/°C
Coefficient
FEEDBACK Pin
Voltage at Turn-OFF VFB(AR) 0.65 0.72 0.79 V
Threshold
LNK613 CBP = 1 mF 1.035
Cable Compensation See Figure 19 CBP = 10 mF 1.055
υFB
Factor LNK614 CBP = 1 mF 1.045
See Figure 19 CBP = 10 mF 1.065
8
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
Conditions
Parameter Symbol SOURCE = 0 V; TJ = 0 to 100 °C Min Typ Max Units
(Unless Otherwise Specified)
IFB = -500 mA 4
fOSC = 66 kHz IFB = -1 mA 2
Switch ON-Time tON VFB = VFBth ms
(Note 5) IFB = -1.5 mA 1.33
IFB = -2 mA 1
Minimum Switch
tON(min) (Note 5) 700 ns
ON-Time
FEEDBACK Pin
tFB See Figure 19 2.35 2.55 2.75 ms
Sampling Delay
IS1 FB Voltage > VFBth 280 330
DRAIN Supply FB Voltage = VFBth -0.1, LNK6X3/4 440 520
mA
Current IS2 Switch ON-Time = tON LNK6X5 480 560
(MOSFET Switching at fOSC) LNK6X6 520 600
LNK6X3/4 -5.0 -3.4 -1.8
ICH1 VBP = 0 V
BYPASS Pin LNK6X5/6 -7.0 -4.8 -2.5
mA
Charge Current LNK6X3/4 -4.0 -2.3 -1.0
ICH2 VBP = 4 V
LNK6X5/6 -5.6 -3.2 -1.4
BYPASS Pin
VBPH 0.70 1.00 1.20 V
Voltage Hysteresis
BYPASS Pin
VSHUNT 6.2 6.5 6.8 V
Shunt Voltage
Circuit Protection
LNK6X3
186 200 214
di/dt = 50 mA/ms , TJ = 25 °C
LNK6X4
233 250 267
di/dt = 60 mA/ms , TJ = 25 °C
Current Limit ILIMIT mA
LNK6X5
293 315 337
di/dt = 70 mA/ms , TJ = 25 °C
LNK6X6
382 410 438
di/dt = 100 mA/ms , TJ = 25 °C
Normalized Output TJ = 25 °C
IO 0.975 1.000 1.025
Current See Figure 21, (See Note 6)
Leading Edge TJ = 25 °C
tLEB 170 215 ns
Blanking Time (See Note 5)
Thermal Shutdown
TSD 135 142 150 °C
Temperature
Thermal Shutdown
TSDH 60 °C
Hysteresis
9
www.powerint.com Rev. F 01/10
LNK603-606/613-616
Conditions
Parameter Symbol SOURCE = 0 V; TJ = 0 to 100 °C Min Typ Max Units
(Unless Otherwise Specified)
Output
LNK6X3 TJ = 25 °C 24 28
ID = 50 mA
TJ = 100 °C 36 42
LNK6X4 TJ = 25 °C 24 28
ID = 50 mA
ON-State TJ = 100 °C 36 42
RDS(ON) W
Resistance
LNK6X5 TJ = 25 °C 16 19
ID = 62 mA
TJ = 100 °C 24 28
LNK6X6 TJ = 25 °C 9.6 11
ID = 82 mA
TJ = 100 °C 14 17
Breakdown TJ = 25 °C
BVDSS 700 V
Voltage See Figure 20
DRAIN Supply
50 V
Voltage
Auto-Restart
tAR-OFF 1.2 2 s
OFF-Time
Open-Loop
FEEDBACK Pin IOL See Note 5 -120 mA
Current Threshold
Open-Loop
See Note 5 90 ms
ON-Time
NOTES:
1. Auto-restart ON-time is a function of switching frequency programmed by tonx IFB and minimum frequency in CC mode.
2. The current limit threshold is compensated to cancel the effect of current limit delay. As a result the output current stays constant
across the input line range.
3. IDSS1 is the worst case OFF state leakage specification at 80% of BVDSS and maximum operating junction temperature. IDSS2 is a
typical specification under worst case application conditions (rectified 265 VAC) for no-load consumption calculations.
4. When the duty-cycle exceeds DCMAX the LinkSwitch-II operates in on-time extension mode.
5. This parameter is derived from characterization.
6. Mechanical stress induced during the assembly may cause shift in this parameter. This shift has no impact on the ability of
LinkSwitch-II to meet ±10% in mass production given the design follows recommendation in AN-44 and good manufacturing practice
7. The switching frequency is programmable between 60 kHz and 85 kHz.
10
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
1.200 1.200
PI-5085-040508
PI-5086-041008
1.000 1.000
(Normalized to 25 °C)
(Normalized to 25 °C)
0.800 0.800
Current Limit
Frequency
0.600 0.600
0.400 0.400
0.200 0.200
0.000 0.000
-40 -15 10 35 60 85 110 135 -40 -15 10 35 60 85 110 135
Temperature (°C) Temperature (°C)
Figure 9. Current Limit vs. Temperature. Figure 10. Output Frequency vs. Temperature.
1.200 1.200
PI-5087-040508
PI-5088-040508
1.000 1.000
(Normalized to 25 °C)
(Normalized to 25 °C)
Frequency Ratio
Frequency Ratio
0.800 0.800
0.600 0.600
0.400 0.400
0.200 0.200
0.000 0.000
-40 -15 10 35 60 85 110 135 -40 -15 10 35 60 85 110 135
Temperature (°C) Temperature (°C)
Figure 11. Frequency Ratio vs. Temperature (Constant Current). Figure 12. Frequency Ratio vs. Temperature (Inductor Current).
1.200 1.200
PI-5090-040508
PI-5089-040508
1.000 1.000
(Normalized to 25 °C)
(Normalized to 25 °C)
Feedback Voltage
0.800 0.800
0.600 0.600
0.400 0.400
0.200 0.200
0.000 0.000
-40 -15 10 35 60 85 110 135 -40 -15 10 35 60 85 110 135
Temperature (°C) Temperature (°C)
Figure 13. Feedback Voltage vs. Temperature. Figure 14. Normalized Output Current vs. Temperature.
11
www.powerint.com Rev. F 01/10
LNK603-606/613-616
1.1 300
PI-2213-012301
PI-5082-040408
TCASE=25 °C
250 TCASE=100 °C
(Normalized to 25 °C)
Breakdown Voltage
1.0 150
100
Scaling Factors:
LNK6X3 1.0
50 LNK6X4 1.0
LNK6X5 1.5
LNK6X6 2.5
0.9 0
-50 -25 0 25 50 75 100 125 150 0 2 4 6 8 10
Junction Temperature (°C) DRAIN Voltage (V)
Figure 15. Breakdown vs. Temperature. Figure 16. Output Characteristic.
1000 50
PI-5084-040408
PI-5083-040408
40
Drain Capacitance (pF)
Scaling Factors:
LNK6X3 1.0
100 LNK6X4 1.0
Power (mW)
10
1 0
0 100 200 300 400 500 600 0 200 400 600
Drain Voltage (V) DRAIN Voltage (V)
Figure 17. COSS vs. Drain Voltage. Figure 18. Drain Capacitance Power.
12
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
LinkSwitch-II
FB S
VOUT
BP S
10 µF S
VIN + +
6.2 V D S
500 Ω
+ 2V
PI-4961-022708
LinkSwitch-II
FB S
1 µF BP S
5 µF 50 kΩ 10 kΩ
.1 µF S
D S
4 kΩ S1 S2
VIN
+
16 V
Curve
Tracer
13
www.powerint.com Rev. F 01/10
LNK603-606/613-616
470 pF
11.5 kΩ
+
50 V
LinkSwitch-II
FB S
BP S
S 7.15 kΩ
10 µF D S
14
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
DIP-8C (P Package)
⊕D S .004 (.10) Notes:
-E- 1. Package dimensions conform to JEDEC specification
MS-001-AB (Issue B 7/85) for standard dual-in-line (DIP)
package with .300 inch row spacing.
2. Controlling dimensions are inches. Millimeter sizes are
shown in parentheses.
.240 (6.10) 3. Dimensions shown do not include mold flash or other
.260 (6.60) protrusions. Mold flash or protrusions shall not exceed
.006 (.15) on any side.
4. Pin locations start with Pin 1, and continue counter-clock-
wise to Pin 8 when viewed from the top. The notch and/or
dimple are aids in locating Pin 1. Pin 3 is omitted.
Pin 1
5. Minimum metal to metal spacing at the package body for
.367 (9.32) the omitted lead location is .137 inch (3.48 mm).
-D- 6. Lead width measured at package body.
.387 (9.83)
7. Lead spacing measured with the leads constrained to be
.057 (1.45) perpendicular to plane T.
.068 (1.73)
(NOTE 6)
-T-
SEATING .008 (.20)
PLANE .120 (3.05) .015 (.38)
.140 (3.56)
SMD-8C (G Package)
Notes:
⊕ D S .004 (.10) .046 .060 .060 .046 1. Controlling dimensions are
inches. Millimeter sizes are
-E- shown in parentheses.
.080 2. Dimensions shown do not
include mold flash or other
.086 protrusions. Mold flash or
.186 protrusions shall not exceed
.372 (9.45) .006 (.15) on any side.
.240 (6.10)
.388 (9.86) .286 .420 3. Pin locations start with Pin 1,
.260 (6.60)
⊕ E S .010 (.25) and continue counter-clock-
wise to Pin 8 when viewed
from the top. Pin 3 is omitted.
4. Minimum metal to metal
spacing at the package body
Pin 1 Pin 1 for the omitted lead location
.137 (3.48) is .137 inch (3.48 mm).
MINIMUM Solder Pad Dimensions 5. Lead width measured at
.100 (2.54) (BSC)
package body.
6. D and E are referenced
.367 (9.32) datums on the package
-D-
.387 (9.83) body.
.057 (1.45)
.125 (3.18) .068 (1.73)
.145 (3.68) (NOTE 5)
.004 (.10)
.032 (.81) .048 (1.22)
.053 (1.35)
.009 (.23) .004 (.10) .036 (0.91) 0°- 8°
.037 (.94)
.012 (.30) .044 (1.12) G08C
PI-4015-101507
15
www.powerint.com Rev. F 01/10
LNK603-606/613-616
SO-8C
0.10 (0.004) C A-B 2X
2 DETAIL A
4 B
4.90 (0.193) BSC
A 4
D
8 5
GAUGE
PLANE
SEATING
PLANE
2 3.90 (0.154) BSC 6.00 (0.236) BSC o
C 0-8
0.25 (0.010)
1.04 (0.041) REF
BSC
0.10 (0.004) C D
0.40 (0.016)
2X 1
Pin 1 ID 4 0.20 (0.008) C 1.27 (0.050)
1.27 (0.050) BSC 2X
7X 0.31 - 0.51 (0.012 - 0.020)
0.25 (0.010) M C A-B D
C 0.17 (0.007)
0.25 (0.010)
Reference
Solder Pad +
Dimensions
Notes:
1. JEDEC reference: MS-012.
2.00 (0.079) 4.90 (0.193) 2. Package outline exclusive of mold flash and metal burr.
3. Package outline inclusive of plating thickness.
4. Datums A and B to be determined at datum plane H.
+ + + 5. Controlling dimensions are in millimeters. Inch dimensions
are shown in parenthesis. Angles in degrees.
1.27 (0.050) 0.60 (0.024)
D07C PI-4526-040207
16
Rev. F 01/10 www.powerint.com
LNK603-606/613-616
17
www.powerint.com Rev. F 01/10
Revision Notes Date
C Final data sheet 06/08
D Auto-restart time modified PCN-09131 03/09
E Introduced Max current limit when V DRAIN is below 400 V 07/09
F Added LNK616DG and LNK606DG. 01/10
Patent Information
The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by
one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A
complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under
certain patent rights as set forth at http://www.powerint.com/ip.htm.
The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampless, E-Shield, Filterfuse, StakFET, PI Expert
and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.
©2010, Power Integrations, Inc.