Professional Documents
Culture Documents
PolarFire FPGAs
Architecture, Applications, Security Features,
Design Environment, Design Hardware
www.microchip.com
PolarFire™ FPGAs
The devices offer unprecedented capabilities while maintaining all the advantages traditionally associated with non-volatile FPGAs
such as the lowest static power, security and Single Event Upset (SEU) immunity.
2 www.microchip.com
PolarFire Architecture
PolarFire FPGAs Deliver Up to 500K LEs, 12.7G Transceivers and 50% Lower Power
• High-speed serial connectivity with • Integrated dual PCIe for up to x4 • General purpose I/O (GPIO) sup-
built-in multi-gigabit/multi-protocol Gen 2 endpoint (EP) and root port porting 3.3 V built-in CDR to
transceivers from 250 Mbps to (RP) designs support SGMII for serial gigabit
12.7 Gbps • High-speed I/O (HSIO) supporting Ethernet, 1067 Mbps DDR3, and
• Up to 481K logic elements consist- up to 1600 Mbps DDR4, 1333 1600 Mbps LVDS I/O speed with
ing of a 4-input look-up table (LUT) Mbps DDR3L, and 1333 Mbps integrated I/O gearing logic
with a fractureable D-type flip-flop LPDDR3/DDR3 memories with
• Up to 33 Mbits of RAM integrated I/O gearing
• Up to 1480 18x18 multiply ac-
cumulate blocks with hardened
pre-adders
PolarFireTM FPGA
4 to 24 Transceiver Lanes
PolarFire System
Controller
Crypto
SPI Auto Supported Protocols and Functions (Soft IP)
Suspend Co-Processor
Programming
CRPI JESD204B Interlaken 10GBASE-KR SATA SDI SD/HD
EMAC AHB DPA
Physically System Resistant
Unclonable Services AXI, DMA, DDRx LPDDRx QDR II+
Function (PUF) RISC-V TSE MAC
Bus Master Controller Controller Controller
Secure SEU Immune Configuration Cell FPGA Fabric up to 481K Logic Elements True Random
eNVM Number
18 x 18 MACC, µSRAM LSRAM (1024 x 20) User PLLs and DLLs Generator
Flag
Response Pre Adder (64 x 12) SECDED µPROM
Tamper Detectors and
Countermeasures Available on Data
Security Devices
VDD (1.0V or 1.05V) High-Speed I/O (HSIO) 1.8V–1.2V General Purpose I/O (GPIO) 3.3V–1.2V
VDD25 2.5V
DDR4, 3L, LPDDR3 DDR2/3, Soft IP
VDD18 1.8V I/O Gearing I/O Gearing SGMII
QDRII+ LPDDR, QDRII+
PolarFire Brochure 3
PolarFire SoC Architecture
Performance/
Event Counters
• Instruction Trace
Secure Boot • AXI Bus Monitors
RV64IMAC RV64GC • 50 Break Points
Monitor Core Quad Core • Fabric Logic Monitor
128 Boot Flash
• SmartDebug
• Debug Locks
IO
DDRIO PHY
4 www.microchip.com
Communications—Wireline Access and Cellular Infrastructure
Applications
• Wireline access, edge, metro • Smart optical modules
(1G–40G) • Video broadcasting
• Wireless heterogeneous networks
• Wireless backhaul
Wireline Access
SPI Flash
5 Gbps (QSGMII)
4 X 1.25 (GE) 10G xPON Time Stamp
PolarFireTM FPGA
Ethernet
MPG300 PHY 4 x 1 GbE
Switch 5 Gbps (QSGMII)
5 Gbps (QSGMII) Protocol Bridging, VSC8575
VSC7442
4 X 1.25 (GE) Co-Processing
10 GE Optical
PolarFire Solution
• Low-cost 10G SERDES with built-in burst mode receiver for PON applications
• Built-in CDR on GPIO enables use of smaller devices when using GbE
• Up to 50% lower total power
• Non-volatile, instant-on
• Best-in-class security and immune to configuration SEU
CPRI BB Processing,
PolarFireTM FPGA—MPF300
Framer #1 Bridging, Control,
Switching
DUC
JESD CPRI CPRI To Backhaul, 10 GbE, OTN, GbE
To AFE DPD CFR
204B Framer Cloud
DDC
CPRI
SRIO
Framer #n
PolarFire Solution
• Lowers power up to 50% for power-constrained wireless products
• Especially important for power-constrained small cells and thermally-constrained outdoor units
• Signal processing capabilities with hardened pre-adders ideal for low/mid-bandwidth DFE 4 x 4 x 60 MHz and baseband processing
• Includes ultra-low power transceiver for 10G CPRI, bridging, and fronthaul/backhaul transport
• Provides best-in-class security against tampering and hacking
PolarFire Brochure 5
Defense and Aviation
PolarFire Solution
• DSP blocks with hardened pre-address running at 450 MHz
for high speed radio and image signal processing
• GPIOs supporting ADC/DACs at up to 1.6 Gbps
• Up to 50% lower total power
• Non-volatile, instant-on
• Best-in-class security and secure manufacturing
• Exceptional reliability—immune to configuration SEU
FPGA Fabric
Command
RISC-V or and Control
AthenaTM TeraFire®
Arm® Cortex®-M1 5200B Crypto Co-Processor
User Reconfigurable
and Permanent Lock-bits
Factory Reconfigurable
and Permanent Lock-bits
6 www.microchip.com
Industrial
Industry 4.0 combines the smart factory with connectivity using the Internet of Things (IoT). This will require the intelligence to
move to the edge of the industrial network, and will require FPGAs with high bandwidth and processing capabilities using packet-
based interfaces. Machine vision, robotics, thermal imaging, and other technologies will require increased image processing
capabilities throughout the network in the most power-efficient manner.
Industrial Applications
• Process control and factory • Thermal and image • Programmable logic
automation processing controllers
• Machine vision, processing • Robotics and motion control • Industrial networking
and analytics • Industrial IoT
PolarFireTM FPGA—MPF200
Image Format
Aggregation Conversion to Wi-Fi® Module
and Blending PCIe
Image SD Flash
Soft RISC-V
Processing IP
CMOS
Image Sensor LPDDR3
CMOS Sensor
Memory
Interfaces
Controller
LPDDR3
PolarFire Brochure 7
Industry’s Best FPGA Security
Cyber Security is the #1 Concern for Connected Devices on the Network Edge
It is not enough for today’s demanding applications to meet the functional requirements of their design—they must do so in a
secured way. Security starts during silicon manufacturing and continues through system deployment and operations. Microchip’s
PolarFire FPGAs represent the industry’s most advanced secure programmable FPGAs.
Security Leadership
“The number of IoT sensors is expected to approach 30 billion “Some call cybercrime the greatest transfer of wealth in human
in 5 years – and each unit is a potential entry point for cyber- history” – The Center of Strategic and International Studies,
criminals” – The Economist Intelligence Unit, 4/11/2016 July 2013, The Economic Impact of Cybercrime
11 x 11 mm 11 x 14 mm 16 x 16 mm
8 www.microchip.com
PolarFire Design Environment
Libero SoC
®
Firmware Sample
Smart
IP Catalog Catalog Projects
Design
Complier
Simulation
Debugger
Synthesis
Layout
Timing Power
Analysis Analysis
Hardware Debug
SmartDebug
SmartDebug offers the equivalent of an oscilloscope inside Microchip FPGAs. SmartDebug features a tool called LiveProbes that
enables an engineer to see any two nodes inside the FPGA on external pins, without requiring recompilation of a design. Nodes
can be quickly selected and modified and the real-time signals can be seen externally immediately. This SmartDebug capability
can cut engineers’ debug time by weeks, if not months. In addition, the SmartBERT module allows customers to configure and
monitor the built-in PMA tester in PolarFire devices.
DUT
D SET Q D SET Q
RAM
Live PROBE A
CLR CLR
Live PROBE B
SmartDebug
PolarFire Brochure 9
PolarFire Design Hardware
Microchip and their distribution partners have created boards to allow customers to evaluate PolarFire FPGAs and the fully develop
their applications.
10 www.microchip.com
PolarFire SoC Development
Virtual Platforms
Using C#, a high productivity programming platform, and advanced abstraction layers, the solution boasts ease-of-development
for customers without the hassle of C programming.
In addition, it offers full visibility of simulated platform enabling better insight and increased security, and open source to allow for
unlimited integrations, modifications and additions, as well as easy bundling and distribution to customers—particularly those
leveraging Microchip’s SoftConsole IDE.
Imperas supports Microchip’s RISC-V based SoC FPGAs with the Mi-V FreeRTOS Extendable Platform Kit (EPK), tools to help in
development, porting, debug and test.
PolarFire Brochure 11
Mi-V RISC-V Ecosystem
Microchip’s Mi-V RISC-V Ecosystem of FPGA and embedded systems solutions advances the adoption of the RISC-V ISA by
giving developers the resources they need to implement their designs in silicon.
PolarFire SoC will include support for Buildroot Linux for the
5 Stage Pipeline
RTOSs above. Clock
Reset Platform-Level
Interrupt Control (PLIC) RV32IM
Interrupts to PLIC
CoreAHBtoAPB
DDR Interface
CoreAPB
RX/TX GPIO
Logic Floating
RISC-V Soft CPUs Cache Bus
Elements Point
Single
Mi_V_RV32IMAF_L1_AHB 26K 8K I and D AHB
Precision
12 www.microchip.com
PolarFire IP and Demo Designs
Microchip enhances your design productivity by providing an extensive suite of proven and optimized IP cores for use with
Microchip FPGAs. Our extensive suite of IP cores covers all key markets and applications. Our cores are organized as either
Microchip-developed DirectCores or third-party-developed CompanionCores. Most DirectCores are available for free within our
Libero tool suite and include common communications interfaces, peripherals, and processing elements.
PolarFire IP
• AXI4Interconnect • CoreFIR • CRYPTO
• Core3DES • CoreGPIO • DDR3
• CoreABC • CoreI2C • DPSRAM
• CoreAHBLite • CoreJESD204BRX • DRI
• CoreAHBL2AHBL Bridge • CoreJESD204BTX • PCIe End Point
• CoreAHBLTOAXI • CoreMDIO_APB • TAMPER
• CoreAHBLSRAM • CorePCS • TPSRAM
• CoreAHBtoAPB3 • CorePWM • UPROM
• CoreAPB3 • CoreRSDEC • URAM
• CoreAXI4DMA Controller • CoreRSENC • 1GbE IO-CDR
• CoreAXI4SRAM • CoreRISCV • Core10GMAC 10GBASE-R
• CoreAXItoAHBL • CoreRMII • Core429
• CoreCORDIC • CoreSPI • CoreSGMII
• CoreDDRMemCtrlr • CoreSysServices_PF • CoreTSE, CoreTSE_AHB
• CoreDDS (NCO) • CoreUART • DDR4
• CoreDES • CoreUART_APB • CoreRGMII
• CoreFFT • CoreLSM
• CoreFIFO • CPRI (PHY only)
PolarFire Brochure 13
PolarFire IP and Demo Designs
14 www.microchip.com
PolarFire Product Family
FPGA fabric µSRAM blocks (64 x 12) 1008 1764 2772 4440
User DLLs/PLLs 8 8 8 8
FCSG325
Packaging 170(84/86)/4 170(84/86)/4*
(11 mm x 11 mm, 11 mm x 14.5 mm*, 0.5 mm)
PolarFire Brochure 15
Support Training
Microchip is committed to supporting its customers in de- If additional training interests you, Microchip offers several
veloping products faster and more efficiently. We maintain a resources including in-depth technical training and reference
worldwide network of field applications engineers and technical material, self-paced tutorials and significant online resources.
support ready to provide product and system assistance. For • Overview of Technical Training Resources:
more information, please visit www.microsemi.com/FPGA: www.microchip.com/training
• Technical Support: www.microsemi.com/FPGA • MASTERs Conferences:
• Evaluation samples of any Microchip device: www.microchip.com/masters
www.microsemi.com/FPGA • Developer Help Website:
• Knowledge base and peer help: www.microchip.com/developerhelp
www.microchip.com/forums • Technical Training Centers:
• Sales and Global Distribution: www.microchip.com/sales www.microchip.com/seminars
www.microchip.com
The Microchip name and logo, the Microchip logo IGLOO and SmartFusion are registered trademarks and PolarFire is a trademark of Microchip Technology Incorporated in the U.S.A. and other
countries. All other trademarks mentioned herein are property of their respective companies.
© 2019, Microchip Technology Incorporated. All Rights Reserved. 1/19 DS00002874A